36c36
< _mem_ports = BaseSimpleCPU._mem_ports + ['icache_port', 'dcache_port']
---
> _cached_ports = BaseSimpleCPU._cached_ports + ['icache_port', 'dcache_port']