37,38d36
< icache_port = Port("Instruction Port")
< dcache_port = Port("Data Port")
40,41d37
< _cached_ports = BaseSimpleCPU._cached_ports + \
< ['icache_port', 'dcache_port']