44c44,45
< _mem_ports = ['icache_port', 'dcache_port', 'physmem_port']
---
> _mem_ports = BaseCPU._mem_ports + \
> ['icache_port', 'dcache_port', 'physmem_port']