reg_class.cc (12106:7784fac1b159) reg_class.cc (12109:f29e9c5418aa)
1/*
1/*
2 * Copyright (c) 2016 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated
11 * unmodified and in its entirety in all distributions of the software,
12 * modified or unmodified, in source code or in binary form.
13 *
2 * Copyright (c) 2013 Advanced Micro Devices, Inc.
3 * All rights reserved
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright

--- 18 unchanged lines hidden (view full) ---

28 * Authors: Steve Reinhardt
29 */
30
31#include "cpu/reg_class.hh"
32
33const char *RegId::regClassStrings[] = {
34 "IntRegClass",
35 "FloatRegClass",
14 * Copyright (c) 2013 Advanced Micro Devices, Inc.
15 * All rights reserved
16 *
17 * Redistribution and use in source and binary forms, with or without
18 * modification, are permitted provided that the following conditions are
19 * met: redistributions of source code must retain the above copyright
20 * notice, this list of conditions and the following disclaimer;
21 * redistributions in binary form must reproduce the above copyright

--- 18 unchanged lines hidden (view full) ---

40 * Authors: Steve Reinhardt
41 */
42
43#include "cpu/reg_class.hh"
44
45const char *RegId::regClassStrings[] = {
46 "IntRegClass",
47 "FloatRegClass",
48 "VecRegClass",
49 "VecElemClass",
36 "CCRegClass",
37 "MiscRegClass"
38};
39
50 "CCRegClass",
51 "MiscRegClass"
52};
53