SConscript (10259:ebb376f73dd2) SConscript (10281:c7187ee80868)
1# -*- mode:python -*-
2
3# Copyright (c) 2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 16 unchanged lines hidden (view full) ---

25# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28#
29# Authors: Steve Reinhardt
30
31Import('*')
32
1# -*- mode:python -*-
2
3# Copyright (c) 2006 The Regents of The University of Michigan
4# All rights reserved.
5#
6# Redistribution and use in source and binary forms, with or without
7# modification, are permitted provided that the following conditions are
8# met: redistributions of source code must retain the above copyright

--- 16 unchanged lines hidden (view full) ---

25# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
26# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
27# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28#
29# Authors: Steve Reinhardt
30
31Import('*')
32
33if 'InOrderCPU' in env['CPU_MODELS'] or 'O3CPU' in env['CPU_MODELS'] \
34 or 'Minor' in env['CPU_MODELS']:
35 SimObject('BranchPredictor.py')
33if env['TARGET_ISA'] == 'null':
34 Return()
36
35
37 Source('bpred_unit.cc')
38 Source('2bit_local.cc')
39 Source('btb.cc')
40 Source('ras.cc')
41 Source('tournament.cc')
42 Source ('bi_mode.cc')
43 DebugFlag('FreeList')
44 DebugFlag('Branch')
36SimObject('BranchPredictor.py')
37
38Source('bpred_unit.cc')
39Source('2bit_local.cc')
40Source('btb.cc')
41Source('ras.cc')
42Source('tournament.cc')
43Source ('bi_mode.cc')
44DebugFlag('FreeList')
45DebugFlag('Branch')