1/* 2 * Copyright (c) 2010-2012 ARM Limited 3 * Copyright (c) 2013 Advanced Micro Devices, Inc. 4 * All rights reserved 5 * 6 * The license below extends only to copyright in the software and shall 7 * not be construed as granting a license to any other intellectual 8 * property including but not limited to intellectual property relating --- 28 unchanged lines hidden (view full) --- 37 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 38 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 39 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 40 * 41 * Authors: Kevin Lim 42 * Korey Sewell 43 */ 44 |
45#ifndef __CPU_O3_THREAD_CONTEXT_IMPL_HH__ 46#define __CPU_O3_THREAD_CONTEXT_IMPL_HH__ 47 |
48#include "arch/kernel_stats.hh" 49#include "arch/registers.hh" 50#include "config/the_isa.hh" 51#include "cpu/o3/thread_context.hh" 52#include "cpu/quiesce_event.hh" 53#include "debug/O3CPU.hh" 54 55template <class Impl> --- 239 unchanged lines hidden (view full) --- 295void 296O3ThreadContext<Impl>::setMiscRegNoEffect(int misc_reg, const MiscReg &val) 297{ 298 cpu->setMiscRegNoEffect(misc_reg, val, thread->threadId()); 299 300 conditionalSquash(); 301} 302 |
303#endif//__CPU_O3_THREAD_CONTEXT_IMPL_HH__ |
304template <class Impl> 305void 306O3ThreadContext<Impl>::setMiscReg(int misc_reg, const MiscReg &val) 307{ 308 cpu->setMiscReg(misc_reg, val, thread->threadId()); 309 310 conditionalSquash(); 311} 312 |