1/* 2 * Copyright (c) 2004-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 12 unchanged lines hidden (view full) --- 21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 27 */ 28 |
29#ifndef __CPU_O3_STORE_SET_HH__ 30#define __CPU_O3_STORE_SET_HH__ |
31 |
32#include <list> 33#include <map> 34#include <utility> |
35#include <vector> 36 37#include "arch/isa_traits.hh" 38#include "cpu/inst_seq.hh" 39 |
40struct ltseqnum { 41 bool operator()(const InstSeqNum &lhs, const InstSeqNum &rhs) const 42 { 43 return lhs > rhs; 44 } 45}; 46 |
47class StoreSet 48{ 49 public: 50 typedef unsigned SSID; 51 52 public: |
53 StoreSet() { }; 54 |
55 StoreSet(int SSIT_size, int LFST_size); 56 |
57 ~StoreSet(); 58 59 void init(int SSIT_size, int LFST_size); 60 |
61 void violation(Addr store_PC, Addr load_PC); 62 63 void insertLoad(Addr load_PC, InstSeqNum load_seq_num); 64 |
65 void insertStore(Addr store_PC, InstSeqNum store_seq_num, 66 unsigned tid); |
67 68 InstSeqNum checkInst(Addr PC); 69 70 void issued(Addr issued_PC, InstSeqNum issued_seq_num, bool is_store); 71 |
72 void squash(InstSeqNum squashed_num, unsigned tid); |
73 74 void clear(); 75 76 private: 77 inline int calcIndex(Addr PC) |
78 { return (PC >> offsetBits) & indexMask; } |
79 80 inline SSID calcSSID(Addr PC) |
81 { return ((PC ^ (PC >> 10)) % LFSTSize); } |
82 |
83 std::vector<SSID> SSIT; |
84 85 std::vector<bool> validSSIT; 86 |
87 std::vector<InstSeqNum> LFST; |
88 89 std::vector<bool> validLFST; 90 |
91 std::map<InstSeqNum, int, ltseqnum> storeList; |
92 |
93 typedef std::map<InstSeqNum, int, ltseqnum>::iterator SeqNumMapIt; |
94 |
95 int SSITSize; |
96 |
97 int LFSTSize; |
98 |
99 int indexMask; 100 |
101 // HACK: Hardcoded for now. |
102 int offsetBits; |
103}; 104 |
105#endif // __CPU_O3_STORE_SET_HH__ |