rob.hh (2654:9559cfa91b9d) rob.hh (2665:a124942bacb8)
1/*
1/*
2 * Copyright (c) 2004-2006 The Regents of The University of Michigan
2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the

--- 8 unchanged lines hidden (view full) ---

19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;
9 * redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the

--- 8 unchanged lines hidden (view full) ---

19 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 *
28 * Authors: Kevin Lim
27 */
28
29 */
30
29#ifndef __CPU_O3_ROB_HH__
30#define __CPU_O3_ROB_HH__
31// Todo: Probably add in support for scheduling events (more than one as
32// well) on the case of the ROB being empty or full. Considering tracking
33// free entries instead of insts in ROB. Differentiate between squashing
34// all instructions after the instruction, and all instructions after *and*
35// including that instruction.
31
36
32#include <string>
37#ifndef __CPU_O3_CPU_ROB_HH__
38#define __CPU_O3_CPU_ROB_HH__
39
33#include <utility>
34#include <vector>
35
36/**
40#include <utility>
41#include <vector>
42
43/**
37 * ROB class. The ROB is largely what drives squashing.
44 * ROB class. Uses the instruction list that exists within the CPU to
45 * represent the ROB. This class doesn't contain that list, but instead
46 * a pointer to the CPU to get access to the list. The ROB, in this first
47 * implementation, is largely what drives squashing.
38 */
39template <class Impl>
40class ROB
41{
42 protected:
43 typedef TheISA::RegIndex RegIndex;
44 public:
45 //Typedefs from the Impl.
46 typedef typename Impl::FullCPU FullCPU;
47 typedef typename Impl::DynInstPtr DynInstPtr;
48
48 */
49template <class Impl>
50class ROB
51{
52 protected:
53 typedef TheISA::RegIndex RegIndex;
54 public:
55 //Typedefs from the Impl.
56 typedef typename Impl::FullCPU FullCPU;
57 typedef typename Impl::DynInstPtr DynInstPtr;
58
49 typedef std::pair UnmapInfo;
50 typedef typename std::list<DynInstPtr>::iterator InstIt;
59 typedef std::pair<RegIndex, PhysRegIndex> UnmapInfo_t;
60 typedef typename list<DynInstPtr>::iterator InstIt_t;
51
61
52 /** Possible ROB statuses. */
53 enum Status {
54 Running,
55 Idle,
56 ROBSquashing
57 };
58
59 /** SMT ROB Sharing Policy */
60 enum ROBPolicy{
61 Dynamic,
62 Partitioned,
63 Threshold
64 };
65
66 private:
67 /** Per-thread ROB status. */
68 Status robStatus[Impl::MaxThreads];
69
70 /** ROB resource sharing policy for SMT mode. */
71 ROBPolicy robPolicy;
72
73 public:
74 /** ROB constructor.
62 public:
63 /** ROB constructor.
75 * @param _numEntries Number of entries in ROB.
76 * @param _squashWidth Number of instructions that can be squashed in a
77 * single cycle.
78 * @param _smtROBPolicy ROB Partitioning Scheme for SMT.
79 * @param _smtROBThreshold Max Resources(by %) a thread can have in the ROB.
80 * @param _numThreads The number of active threads.
64 * @param _numEntries Number of entries in ROB.
65 * @param _squashWidth Number of instructions that can be squashed in a
66 * single cycle.
81 */
67 */
82 ROB(unsigned _numEntries, unsigned _squashWidth, std::string smtROBPolicy,
83 unsigned _smtROBThreshold, unsigned _numThreads);
68 ROB(unsigned _numEntries, unsigned _squashWidth);
84
69
85 std::string name() const;
86
87 /** Function to set the CPU pointer, necessary due to which object the ROB
88 * is created within.
89 * @param cpu_ptr Pointer to the implementation specific full CPU object.
90 */
91 void setCPU(FullCPU *cpu_ptr);
92
70 /** Function to set the CPU pointer, necessary due to which object the ROB
71 * is created within.
72 * @param cpu_ptr Pointer to the implementation specific full CPU object.
73 */
74 void setCPU(FullCPU *cpu_ptr);
75
93 /** Sets pointer to the list of active threads.
94 * @param at_ptr Pointer to the list of active threads.
95 */
96 void setActiveThreads(std::list<unsigned>* at_ptr);
97
98 void switchOut();
99
100 void takeOverFrom();
101
102 /** Function to insert an instruction into the ROB. Note that whatever
103 * calls this function must ensure that there is enough space within the
104 * ROB for the new instruction.
76 /** Function to insert an instruction into the ROB. The parameter inst is
77 * not truly required, but is useful for checking correctness. Note
78 * that whatever calls this function must ensure that there is enough
79 * space within the ROB for the new instruction.
105 * @param inst The instruction being inserted into the ROB.
80 * @param inst The instruction being inserted into the ROB.
81 * @todo Remove the parameter once correctness is ensured.
106 */
107 void insertInst(DynInstPtr &inst);
108
109 /** Returns pointer to the head instruction within the ROB. There is
110 * no guarantee as to the return value if the ROB is empty.
111 * @retval Pointer to the DynInst that is at the head of the ROB.
112 */
82 */
83 void insertInst(DynInstPtr &inst);
84
85 /** Returns pointer to the head instruction within the ROB. There is
86 * no guarantee as to the return value if the ROB is empty.
87 * @retval Pointer to the DynInst that is at the head of the ROB.
88 */
113// DynInstPtr readHeadInst();
89 DynInstPtr readHeadInst() { return cpu->instList.front(); }
114
90
115 /** Returns a pointer to the head instruction of a specific thread within
116 * the ROB.
117 * @return Pointer to the DynInst that is at the head of the ROB.
118 */
119 DynInstPtr readHeadInst(unsigned tid);
91 DynInstPtr readTailInst() { return (*tail); }
120
92
121 /** Returns pointer to the tail instruction within the ROB. There is
122 * no guarantee as to the return value if the ROB is empty.
123 * @retval Pointer to the DynInst that is at the tail of the ROB.
124 */
125// DynInstPtr readTailInst();
93 void retireHead();
126
94
127 /** Returns a pointer to the tail instruction of a specific thread within
128 * the ROB.
129 * @return Pointer to the DynInst that is at the tail of the ROB.
130 */
131 DynInstPtr readTailInst(unsigned tid);
95 bool isHeadReady();
132
96
133 /** Retires the head instruction, removing it from the ROB. */
134// void retireHead();
135
136 /** Retires the head instruction of a specific thread, removing it from the
137 * ROB.
138 */
139 void retireHead(unsigned tid);
140
141 /** Is the oldest instruction across all threads ready. */
142// bool isHeadReady();
143
144 /** Is the oldest instruction across a particular thread ready. */
145 bool isHeadReady(unsigned tid);
146
147 /** Is there any commitable head instruction across all threads ready. */
148 bool canCommit();
149
150 /** Re-adjust ROB partitioning. */
151 void resetEntries();
152
153 /** Number of entries needed For 'num_threads' amount of threads. */
154 int entryAmount(int num_threads);
155
156 /** Returns the number of total free entries in the ROB. */
157 unsigned numFreeEntries();
158
97 unsigned numFreeEntries();
98
159 /** Returns the number of free entries in a specific ROB paritition. */
160 unsigned numFreeEntries(unsigned tid);
161
162 /** Returns the maximum number of entries for a specific thread. */
163 unsigned getMaxEntries(unsigned tid)
164 { return maxEntries[tid]; }
165
166 /** Returns the number of entries being used by a specific thread. */
167 unsigned getThreadEntries(unsigned tid)
168 { return threadEntries[tid]; }
169
170 /** Returns if the ROB is full. */
171 bool isFull()
172 { return numInstsInROB == numEntries; }
173
99 bool isFull()
100 { return numInstsInROB == numEntries; }
101
174 /** Returns if a specific thread's partition is full. */
175 bool isFull(unsigned tid)
176 { return threadEntries[tid] == numEntries; }
177
178 /** Returns if the ROB is empty. */
179 bool isEmpty()
180 { return numInstsInROB == 0; }
181
102 bool isEmpty()
103 { return numInstsInROB == 0; }
104
182 /** Returns if a specific thread's partition is empty. */
183 bool isEmpty(unsigned tid)
184 { return threadEntries[tid] == 0; }
105 void doSquash();
185
106
186 /** Executes the squash, marking squashed instructions. */
187 void doSquash(unsigned tid);
107 void squash(InstSeqNum squash_num);
188
108
189 /** Squashes all instructions younger than the given sequence number for
190 * the specific thread.
191 */
192 void squash(InstSeqNum squash_num, unsigned tid);
109 uint64_t readHeadPC();
193
110
194 /** Updates the head instruction with the new oldest instruction. */
195 void updateHead();
111 uint64_t readHeadNextPC();
196
112
197 /** Updates the tail instruction with the new youngest instruction. */
198 void updateTail();
113 InstSeqNum readHeadSeqNum();
199
114
200 /** Reads the PC of the oldest head instruction. */
201// uint64_t readHeadPC();
115 uint64_t readTailPC();
202
116
203 /** Reads the PC of the head instruction of a specific thread. */
204// uint64_t readHeadPC(unsigned tid);
117 InstSeqNum readTailSeqNum();
205
118
206 /** Reads the next PC of the oldest head instruction. */
207// uint64_t readHeadNextPC();
208
209 /** Reads the next PC of the head instruction of a specific thread. */
210// uint64_t readHeadNextPC(unsigned tid);
211
212 /** Reads the sequence number of the oldest head instruction. */
213// InstSeqNum readHeadSeqNum();
214
215 /** Reads the sequence number of the head instruction of a specific thread.
216 */
217// InstSeqNum readHeadSeqNum(unsigned tid);
218
219 /** Reads the PC of the youngest tail instruction. */
220// uint64_t readTailPC();
221
222 /** Reads the PC of the tail instruction of a specific thread. */
223// uint64_t readTailPC(unsigned tid);
224
225 /** Reads the sequence number of the youngest tail instruction. */
226// InstSeqNum readTailSeqNum();
227
228 /** Reads the sequence number of tail instruction of a specific thread. */
229// InstSeqNum readTailSeqNum(unsigned tid);
230
231 /** Checks if the ROB is still in the process of squashing instructions.
232 * @retval Whether or not the ROB is done squashing.
233 */
119 /** Checks if the ROB is still in the process of squashing instructions.
120 * @retval Whether or not the ROB is done squashing.
121 */
234 bool isDoneSquashing(unsigned tid) const
235 { return doneSquashing[tid]; }
122 bool isDoneSquashing() const { return doneSquashing; }
236
123
237 /** Checks if the ROB is still in the process of squashing instructions for
238 * any thread.
239 */
240 bool isDoneSquashing();
241
242 /** This is more of a debugging function than anything. Use
243 * numInstsInROB to get the instructions in the ROB unless you are
244 * double checking that variable.
245 */
246 int countInsts();
247
124 /** This is more of a debugging function than anything. Use
125 * numInstsInROB to get the instructions in the ROB unless you are
126 * double checking that variable.
127 */
128 int countInsts();
129
248 /** This is more of a debugging function than anything. Use
249 * threadEntries to get the instructions in the ROB unless you are
250 * double checking that variable.
251 */
252 int countInsts(unsigned tid);
253
254 private:
130 private:
131
255 /** Pointer to the CPU. */
256 FullCPU *cpu;
257
132 /** Pointer to the CPU. */
133 FullCPU *cpu;
134
258 /** Active Threads in CPU */
259 std::list<unsigned>* activeThreads;
260
261 /** Number of instructions in the ROB. */
262 unsigned numEntries;
263
135 /** Number of instructions in the ROB. */
136 unsigned numEntries;
137
264 /** Entries Per Thread */
265 unsigned threadEntries[Impl::MaxThreads];
266
267 /** Max Insts a Thread Can Have in the ROB */
268 unsigned maxEntries[Impl::MaxThreads];
269
270 /** ROB List of Instructions */
271 std::list<DynInstPtr> instList[Impl::MaxThreads];
272
273 /** Number of instructions that can be squashed in a single cycle. */
274 unsigned squashWidth;
275
138 /** Number of instructions that can be squashed in a single cycle. */
139 unsigned squashWidth;
140
276 public:
277 /** Iterator pointing to the instruction which is the last instruction
278 * in the ROB. This may at times be invalid (ie when the ROB is empty),
279 * however it should never be incorrect.
280 */
141 /** Iterator pointing to the instruction which is the last instruction
142 * in the ROB. This may at times be invalid (ie when the ROB is empty),
143 * however it should never be incorrect.
144 */
281 InstIt tail;
145 InstIt_t tail;
282
146
283 /** Iterator pointing to the instruction which is the first instruction in
284 * in the ROB*/
285 InstIt head;
286
287 private:
288 /** Iterator used for walking through the list of instructions when
289 * squashing. Used so that there is persistent state between cycles;
290 * when squashing, the instructions are marked as squashed but not
291 * immediately removed, meaning the tail iterator remains the same before
292 * and after a squash.
293 * This will always be set to cpu->instList.end() if it is invalid.
294 */
147 /** Iterator used for walking through the list of instructions when
148 * squashing. Used so that there is persistent state between cycles;
149 * when squashing, the instructions are marked as squashed but not
150 * immediately removed, meaning the tail iterator remains the same before
151 * and after a squash.
152 * This will always be set to cpu->instList.end() if it is invalid.
153 */
295 InstIt squashIt[Impl::MaxThreads];
154 InstIt_t squashIt;
296
155
297 public:
298 /** Number of instructions in the ROB. */
299 int numInstsInROB;
300
156 /** Number of instructions in the ROB. */
157 int numInstsInROB;
158
301 DynInstPtr dummyInst;
302
303 private:
304 /** The sequence number of the squashed instruction. */
305 InstSeqNum squashedSeqNum;
306
307 /** Is the ROB done squashing. */
159 /** The sequence number of the squashed instruction. */
160 InstSeqNum squashedSeqNum;
161
162 /** Is the ROB done squashing. */
308 bool doneSquashing[Impl::MaxThreads];
309
310 /** Number of active threads. */
311 unsigned numThreads;
163 bool doneSquashing;
312};
313
164};
165
314#endif //__CPU_O3_ROB_HH__
166#endif //__CPU_O3_CPU_ROB_HH__