1/*
2 * Copyright (c) 2012 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 284 unchanged lines hidden (view full) ---

293 */
294 void serializeAfter(InstQueue &inst_list, ThreadID tid);
295
296 /** Holds the information for each destination register rename. It holds
297 * the instruction's sequence number, the arch register, the old physical
298 * register for that arch. register, and the new physical register.
299 */
300 struct RenameHistory {
301 RenameHistory(InstSeqNum _instSeqNum, const RegId& _archReg,
302 PhysRegIdPtr _newPhysReg,
303 PhysRegIdPtr _prevPhysReg)
304 : instSeqNum(_instSeqNum), archReg(_archReg),
305 newPhysReg(_newPhysReg), prevPhysReg(_prevPhysReg)
306 {
307 }
308
309 /** The sequence number of the instruction that renamed. */

--- 221 unchanged lines hidden ---