1/*
2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 23 unchanged lines hidden (view full) ---

32#ifndef __CPU_O3_REGFILE_HH__
33#define __CPU_O3_REGFILE_HH__
34
35#include "arch/isa_traits.hh"
36#include "arch/types.hh"
37#include "base/trace.hh"
38#include "config/full_system.hh"
39#include "cpu/o3/comm.hh"
40
41#if FULL_SYSTEM
42#include "kern/kernel_stats.hh"
43
44#endif
45
46#include <vector>
47

--- 178 unchanged lines hidden (view full) ---

226 floatRegFile[reg_idx].q = val;
227 }
228
229 MiscReg readMiscReg(int misc_reg, unsigned thread_id)
230 {
231 return miscRegs[thread_id].readReg(misc_reg);
232 }
233
234 MiscReg readMiscRegWithEffect(int misc_reg, unsigned thread_id)
235 {
236 return miscRegs[thread_id].readRegWithEffect(misc_reg,
237 cpu->tcBase(thread_id));
238 }
239
240 void setMiscReg(int misc_reg, const MiscReg &val, unsigned thread_id)
241 {
242 miscRegs[thread_id].setReg(misc_reg, val);
243 }
244
245 void setMiscRegWithEffect(int misc_reg, const MiscReg &val,
246 unsigned thread_id)
247 {
248 miscRegs[thread_id].setRegWithEffect(misc_reg, val,
249 cpu->tcBase(thread_id));
250 }
251
252 public:
253 /** (signed) integer register file. */
254 IntReg *intRegFile;
255
256 /** Floating point register file. */

--- 42 unchanged lines hidden ---