lsq_unit_impl.hh (7597:063f160e8b50) | lsq_unit_impl.hh (7598:c0ae58952ed0) |
---|---|
1/* 2 * Copyright (c) 2010 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 975 unchanged lines hidden (view full) --- 984 // Complete access to copy data to proper place. 985 inst->completeAcc(pkt); 986 } 987 988 // Need to insert instruction into queue to commit 989 iewStage->instToCommit(inst); 990 991 iewStage->activityThisCycle(); | 1/* 2 * Copyright (c) 2010 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 975 unchanged lines hidden (view full) --- 984 // Complete access to copy data to proper place. 985 inst->completeAcc(pkt); 986 } 987 988 // Need to insert instruction into queue to commit 989 iewStage->instToCommit(inst); 990 991 iewStage->activityThisCycle(); |
992 993 // see if this load changed the PC 994 iewStage->checkMisprediction(inst); |
|
992} 993 994template <class Impl> 995void 996LSQUnit<Impl>::completeStore(int store_idx) 997{ 998 assert(storeQueue[store_idx].inst); 999 storeQueue[store_idx].completed = true; --- 161 unchanged lines hidden --- | 995} 996 997template <class Impl> 998void 999LSQUnit<Impl>::completeStore(int store_idx) 1000{ 1001 assert(storeQueue[store_idx].inst); 1002 storeQueue[store_idx].completed = true; --- 161 unchanged lines hidden --- |