1/*
2 * Copyright (c) 2004-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 423 unchanged lines hidden (view full) ---

432 /** Stat for total number of dispatched store instructions. */
433 Stats::Scalar<> iewDispStoreInsts;
434 /** Stat for total number of dispatched non speculative instructions. */
435 Stats::Scalar<> iewDispNonSpecInsts;
436 /** Stat for number of times the IQ becomes full. */
437 Stats::Scalar<> iewIQFullEvents;
438 /** Stat for number of times the LSQ becomes full. */
439 Stats::Scalar<> iewLSQFullEvents;
440 /** Stat for total number of memory ordering violation events. */
441 Stats::Scalar<> memOrderViolationEvents;
442 /** Stat for total number of incorrect predicted taken branches. */
443 Stats::Scalar<> predictedTakenIncorrect;
444 /** Stat for total number of incorrect predicted not taken branches. */
445 Stats::Scalar<> predictedNotTakenIncorrect;
446 /** Stat for total number of mispredicted branches detected at execute. */
447 Stats::Formula branchMispredicts;
448
449 /** Stat for total number of executed instructions. */
450 Stats::Scalar<> iewExecutedInsts;
451 /** Stat for total number of executed load instructions. */
452 Stats::Vector<> iewExecLoadInsts;
453 /** Stat for total number of squashed instructions skipped at execute. */
454 Stats::Scalar<> iewExecSquashedInsts;
455 /** Number of executed software prefetches. */
456 Stats::Vector<> iewExecutedSwp;
457 /** Number of executed nops. */
458 Stats::Vector<> iewExecutedNop;
459 /** Number of executed meomory references. */
460 Stats::Vector<> iewExecutedRefs;
461 /** Number of executed branches. */
462 Stats::Vector<> iewExecutedBranches;
463 /** Number of executed store instructions. */
464 Stats::Formula iewExecStoreInsts;
465 /** Number of instructions executed per cycle. */
466 Stats::Formula iewExecRate;
467
468 /** Number of instructions sent to commit. */
469 Stats::Vector<> iewInstsToCommit;
470 /** Number of instructions that writeback. */
471 Stats::Vector<> writebackCount;
472 /** Number of instructions that wake consumers. */
473 Stats::Vector<> producerInst;
474 /** Number of instructions that wake up from producers. */
475 Stats::Vector<> consumerInst;
476 /** Number of instructions that were delayed in writing back due
477 * to resource contention.
478 */
479 Stats::Vector<> wbPenalized;
480 /** Number of instructions per cycle written back. */
481 Stats::Formula wbRate;
482 /** Average number of woken instructions per writeback. */
483 Stats::Formula wbFanout;
484 /** Number of instructions per cycle delayed in writing back . */
485 Stats::Formula wbPenalizedRate;
486};
487
488#endif // __CPU_O3_IEW_HH__