fetch.hh (10023:91faf6649de0) fetch.hh (10328:867b536a68be)
1/*
2 * Copyright (c) 2010-2012 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 420 unchanged lines hidden (view full) ---

429 bool wroteToTimeBuffer;
430
431 /** Tracks how many instructions has been fetched this cycle. */
432 int numInst;
433
434 /** Source of possible stalls. */
435 struct Stalls {
436 bool decode;
1/*
2 * Copyright (c) 2010-2012 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 420 unchanged lines hidden (view full) ---

429 bool wroteToTimeBuffer;
430
431 /** Tracks how many instructions has been fetched this cycle. */
432 int numInst;
433
434 /** Source of possible stalls. */
435 struct Stalls {
436 bool decode;
437 bool rename;
438 bool iew;
439 bool commit;
440 bool drain;
441 };
442
443 /** Tracks which stages are telling fetch to stall. */
444 Stalls stalls[Impl::MaxThreads];
445
446 /** Decode to fetch delay. */
447 Cycles decodeToFetchDelay;

--- 125 unchanged lines hidden --- 		437 bool drain;
438 };
439
440 /** Tracks which stages are telling fetch to stall. */
441 Stalls stalls[Impl::MaxThreads];
442
443 /** Decode to fetch delay. */
444 Cycles decodeToFetchDelay;

--- 125 unchanged lines hidden ---