61a62,63
> template <class Impl>
> class FullO3CPU;
87a90,114
> /**
> * IcachePort class for instruction fetch.
> */
> class IcachePort : public MasterPort
> {
> protected:
> /** Pointer to fetch. */
> DefaultFetch<Impl> *fetch;
>
> public:
> /** Default constructor. */
> IcachePort(DefaultFetch<Impl> *_fetch, FullO3CPU<Impl>* _cpu)
> : MasterPort(_cpu->name() + ".icache_port", _cpu), fetch(_fetch)
> { }
>
> protected:
>
> /** Timing version of receive. Handles setting fetch to the
> * proper status to start fetching. */
> virtual bool recvTimingResp(PacketPtr pkt);
>
> /** Handles doing a retry of a failed fetch. */
> virtual void recvReqRetry();
> };
>
355a383,384
> MasterPort &getInstPort() { return icachePort; }
>
513a543,545
> /** Instruction port. Note that it has to appear after the fetch stage. */
> IcachePort icachePort;
>