1/*
2 * Copyright (c) 2010 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
--- 118 unchanged lines hidden (view full) ---
127 /** Tick records used for the pipeline activity viewer. */
128 Tick fetchTick; // instruction fetch is completed.
129 int32_t decodeTick; // instruction enters decode phase
130 int32_t renameTick; // instruction enters rename phase
131 int32_t dispatchTick;
132 int32_t issueTick;
133 int32_t completeTick;
134 int32_t commitTick;
135#endif
136
137 /** Reads a misc. register, including any side-effects the read
138 * might have as defined by the architecture.
139 */
140 MiscReg readMiscReg(int misc_reg)
141 {
142 return this->cpu->readMiscReg(misc_reg, this->threadNumber);
--- 159 unchanged lines hidden ---
2 * Copyright (c) 2010 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
--- 118 unchanged lines hidden (view full) ---
127 /** Tick records used for the pipeline activity viewer. */
128 Tick fetchTick; // instruction fetch is completed.
129 int32_t decodeTick; // instruction enters decode phase
130 int32_t renameTick; // instruction enters rename phase
131 int32_t dispatchTick;
132 int32_t issueTick;
133 int32_t completeTick;
134 int32_t commitTick;
135#endif
136
137 /** Reads a misc. register, including any side-effects the read
138 * might have as defined by the architecture.
139 */
140 MiscReg readMiscReg(int misc_reg)
141 {
142 return this->cpu->readMiscReg(misc_reg, this->threadNumber);
--- 159 unchanged lines hidden ---