1/* |
2 * Copyright (c) 2004-2006 The Regents of The University of Michigan |
3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; 9 * redistributions in binary form must reproduce the above copyright 10 * notice, this list of conditions and the following disclaimer in the --- 12 unchanged lines hidden (view full) --- 23 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 24 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 25 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 26 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 27 * 28 * Authors: Kevin Lim 29 */ 30 |
31#ifndef __CPU_O3_DECODE_HH__ 32#define __CPU_O3_DECODE_HH__ |
33 34#include <queue> 35 36#include "base/statistics.hh" 37#include "base/timebuf.hh" 38 |
39/** 40 * DefaultDecode class handles both single threaded and SMT 41 * decode. Its width is specified by the parameters; each cycles it 42 * tries to decode that many instructions. Because instructions are 43 * actually decoded when the StaticInst is created, this stage does 44 * not do much other than check any PC-relative branches. 45 */ |
46template<class Impl> |
47class DefaultDecode |
48{ 49 private: 50 // Typedefs from the Impl. 51 typedef typename Impl::FullCPU FullCPU; 52 typedef typename Impl::DynInstPtr DynInstPtr; 53 typedef typename Impl::Params Params; 54 typedef typename Impl::CPUPol CPUPol; 55 56 // Typedefs from the CPU policy. 57 typedef typename CPUPol::FetchStruct FetchStruct; 58 typedef typename CPUPol::DecodeStruct DecodeStruct; 59 typedef typename CPUPol::TimeStruct TimeStruct; 60 61 public: |
62 /** Overall decode stage status. Used to determine if the CPU can 63 * deschedule itself due to a lack of activity. 64 */ 65 enum DecodeStatus { 66 Active, 67 Inactive 68 }; 69 70 /** Individual thread status. */ 71 enum ThreadStatus { |
72 Running, 73 Idle, |
74 StartSquash, |
75 Squashing, 76 Blocked, 77 Unblocking 78 }; 79 80 private: |
81 /** Decode status. */ 82 DecodeStatus _status; |
83 |
84 /** Per-thread status. */ 85 ThreadStatus decodeStatus[Impl::MaxThreads]; 86 |
87 public: |
88 /** DefaultDecode constructor. */ 89 DefaultDecode(Params *params); |
90 |
91 /** Returns the name of decode. */ 92 std::string name() const; 93 94 /** Registers statistics. */ |
95 void regStats(); 96 |
97 /** Sets CPU pointer. */ |
98 void setCPU(FullCPU *cpu_ptr); 99 |
100 /** Sets the main backwards communication time buffer pointer. */ |
101 void setTimeBuffer(TimeBuffer<TimeStruct> *tb_ptr); 102 |
103 /** Sets pointer to time buffer used to communicate to the next stage. */ |
104 void setDecodeQueue(TimeBuffer<DecodeStruct> *dq_ptr); 105 |
106 /** Sets pointer to time buffer coming from fetch. */ |
107 void setFetchQueue(TimeBuffer<FetchStruct> *fq_ptr); 108 |
109 /** Sets pointer to list of active threads. */ 110 void setActiveThreads(std::list<unsigned> *at_ptr); 111 112 void switchOut(); 113 114 void takeOverFrom(); 115 /** Ticks decode, processing all input signals and decoding as many 116 * instructions as possible. 117 */ |
118 void tick(); 119 |
120 /** Determines what to do based on decode's current status. 121 * @param status_change decode() sets this variable if there was a status 122 * change (ie switching from from blocking to unblocking). 123 * @param tid Thread id to decode instructions from. 124 */ 125 void decode(bool &status_change, unsigned tid); |
126 |
127 /** Processes instructions from fetch and passes them on to rename. 128 * Decoding of instructions actually happens when they are created in 129 * fetch, so this function mostly checks if PC-relative branches are 130 * correct. 131 */ 132 void decodeInsts(unsigned tid); 133 |
134 private: |
135 /** Inserts a thread's instructions into the skid buffer, to be decoded 136 * once decode unblocks. 137 */ 138 void skidInsert(unsigned tid); 139 140 /** Returns if all of the skid buffers are empty. */ 141 bool skidsEmpty(); 142 143 /** Updates overall decode status based on all of the threads' statuses. */ 144 void updateStatus(); 145 146 /** Separates instructions from fetch into individual lists of instructions 147 * sorted by thread. 148 */ 149 void sortInsts(); 150 151 /** Reads all stall signals from the backwards communication timebuffer. */ 152 void readStallSignals(unsigned tid); 153 154 /** Checks all input signals and updates decode's status appropriately. */ 155 bool checkSignalsAndUpdate(unsigned tid); 156 157 /** Checks all stall signals, and returns if any are true. */ 158 bool checkStall(unsigned tid) const; 159 160 /** Returns if there any instructions from fetch on this cycle. */ |
161 inline bool fetchInstsValid(); 162 |
163 /** Switches decode to blocking, and signals back that decode has 164 * become blocked. 165 * @return Returns true if there is a status change. 166 */ 167 bool block(unsigned tid); |
168 |
169 /** Switches decode to unblocking if the skid buffer is empty, and 170 * signals back that decode has unblocked. 171 * @return Returns true if there is a status change. 172 */ 173 bool unblock(unsigned tid); |
174 |
175 /** Squashes if there is a PC-relative branch that was predicted 176 * incorrectly. Sends squash information back to fetch. 177 */ 178 void squash(DynInstPtr &inst, unsigned tid); |
179 180 public: |
181 /** Squashes due to commit signalling a squash. Changes status to 182 * squashing and clears block/unblock signals as needed. 183 */ 184 unsigned squash(unsigned tid); |
185 186 private: 187 // Interfaces to objects outside of decode. 188 /** CPU interface. */ 189 FullCPU *cpu; 190 191 /** Time buffer interface. */ 192 TimeBuffer<TimeStruct> *timeBuffer; --- 18 unchanged lines hidden (view full) --- 211 typename TimeBuffer<DecodeStruct>::wire toRename; 212 213 /** Fetch instruction queue interface. */ 214 TimeBuffer<FetchStruct> *fetchQueue; 215 216 /** Wire to get fetch's output from fetch queue. */ 217 typename TimeBuffer<FetchStruct>::wire fromFetch; 218 |
219 /** Queue of all instructions coming from fetch this cycle. */ 220 std::queue<DynInstPtr> insts[Impl::MaxThreads]; 221 |
222 /** Skid buffer between fetch and decode. */ |
223 std::queue<DynInstPtr> skidBuffer[Impl::MaxThreads]; |
224 |
225 /** Variable that tracks if decode has written to the time buffer this 226 * cycle. Used to tell CPU if there is activity this cycle. 227 */ 228 bool wroteToTimeBuffer; 229 230 /** Source of possible stalls. */ 231 struct Stalls { 232 bool rename; 233 bool iew; 234 bool commit; 235 }; 236 237 /** Tracks which stages are telling decode to stall. */ 238 Stalls stalls[Impl::MaxThreads]; 239 |
240 /** Rename to decode delay, in ticks. */ 241 unsigned renameToDecodeDelay; 242 243 /** IEW to decode delay, in ticks. */ 244 unsigned iewToDecodeDelay; 245 246 /** Commit to decode delay, in ticks. */ 247 unsigned commitToDecodeDelay; 248 249 /** Fetch to decode delay, in ticks. */ 250 unsigned fetchToDecodeDelay; 251 252 /** The width of decode, in instructions. */ 253 unsigned decodeWidth; 254 |
255 /** Index of instructions being sent to rename. */ 256 unsigned toRenameIndex; |
257 |
258 /** number of Active Threads*/ 259 unsigned numThreads; 260 261 /** List of active thread ids */ 262 std::list<unsigned> *activeThreads; 263 264 /** Number of branches in flight. */ 265 unsigned branchCount[Impl::MaxThreads]; 266 267 /** Maximum size of the skid buffer. */ 268 unsigned skidBufferMax; 269 270 /** Stat for total number of idle cycles. */ |
271 Stats::Scalar<> decodeIdleCycles; |
272 /** Stat for total number of blocked cycles. */ |
273 Stats::Scalar<> decodeBlockedCycles; |
274 /** Stat for total number of normal running cycles. */ 275 Stats::Scalar<> decodeRunCycles; 276 /** Stat for total number of unblocking cycles. */ |
277 Stats::Scalar<> decodeUnblockCycles; |
278 /** Stat for total number of squashing cycles. */ |
279 Stats::Scalar<> decodeSquashCycles; |
280 /** Stat for number of times a branch is resolved at decode. */ 281 Stats::Scalar<> decodeBranchResolved; 282 /** Stat for number of times a branch mispredict is detected. */ |
283 Stats::Scalar<> decodeBranchMispred; |
284 /** Stat for number of times decode detected a non-control instruction 285 * incorrectly predicted as a branch. 286 */ |
287 Stats::Scalar<> decodeControlMispred; |
288 /** Stat for total number of decoded instructions. */ |
289 Stats::Scalar<> decodeDecodedInsts; |
290 /** Stat for total number of squashed instructions. */ |
291 Stats::Scalar<> decodeSquashedInsts; 292}; 293 |
294#endif // __CPU_O3_DECODE_HH__ |