cpu.cc (3227:fe19356d6f88) cpu.cc (3229:cfb4b2250d26)
1/*
2 * Copyright (c) 2004-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 687 unchanged lines hidden (view full) ---

696 decode.squash(tid);
697 rename.squash(squash_seq_num, tid);
698 iew.squash(tid);
699 commit.rob->squash(squash_seq_num, tid);
700
701 assert(iew.ldstQueue.getCount(tid) == 0);
702
703 // Reset ROB/IQ/LSQ Entries
1/*
2 * Copyright (c) 2004-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 687 unchanged lines hidden (view full) ---

696 decode.squash(tid);
697 rename.squash(squash_seq_num, tid);
698 iew.squash(tid);
699 commit.rob->squash(squash_seq_num, tid);
700
701 assert(iew.ldstQueue.getCount(tid) == 0);
702
703 // Reset ROB/IQ/LSQ Entries
704
705 // Commented out for now. This should be possible to do by
706 // telling all the pipeline stages to drain first, and then
707 // checking until the drain completes. Once the pipeline is
708 // drained, call resetEntries(). - 10-09-06 ktlim
709/*
704 if (activeThreads.size() >= 1) {
705 commit.rob->resetEntries();
706 iew.resetEntries();
707 }
710 if (activeThreads.size() >= 1) {
711 commit.rob->resetEntries();
712 iew.resetEntries();
713 }
714*/
708}
709
710
711template <class Impl>
712void
713FullO3CPU<Impl>::activateWhenReady(int tid)
714{
715 DPRINTF(O3CPU,"[tid:%i]: Checking if resources are available for incoming"

--- 726 unchanged lines hidden --- 		715}
716
717
718template <class Impl>
719void
720FullO3CPU<Impl>::activateWhenReady(int tid)
721{
722 DPRINTF(O3CPU,"[tid:%i]: Checking if resources are available for incoming"

--- 726 unchanged lines hidden ---