1/*
2 * Copyright (c) 2004-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 836 unchanged lines hidden (view full) ---

845 return 0;
846 }
847}
848
849template <class Impl>
850void
851FullO3CPU<Impl>::resume()
852{
853#if FULL_SYSTEM
854 assert(system->getMemoryMode() == System::Timing);
855#endif
853 fetch.resume();
854 decode.resume();
855 rename.resume();
856 iew.resume();
857 commit.resume();
858
859 changeState(SimObject::Running);
860
861 if (_status == SwitchedOut || _status == Idle)
862 return;
863
864#if FULL_SYSTEM
865 assert(system->getMemoryMode() == System::Timing);
866#endif
867
868 if (!tickEvent.scheduled())
869 tickEvent.schedule(curTick);
870 _status = Running;
871}
872
873template <class Impl>
874void
875FullO3CPU<Impl>::signalDrained()

--- 574 unchanged lines hidden ---