52,54d51
< icache_port = Port("Instruction Port")
< dcache_port = Port("Data Port")
< _cached_ports = BaseCPU._cached_ports + ['icache_port', 'dcache_port']