58c58
< _mem_ports = BaseCPU._mem_ports + ['icache_port', 'dcache_port']
---
> _cached_ports = BaseCPU._cached_ports + ['icache_port', 'dcache_port']