FuncUnitConfig.py (4486:aaeb03a8a6e1) | FuncUnitConfig.py (7760:e93e7e0caae1) |
---|---|
1# Copyright (c) 2010 ARM Limited 2# All rights reserved. 3# 4# The license below extends only to copyright in the software and shall 5# not be construed as granting a license to any other intellectual 6# property including but not limited to intellectual property relating 7# to a hardware implementation of the functionality of the software 8# licensed hereunder. You may use the software subject to the license 9# terms below provided that you ensure that this notice is replicated 10# unmodified and in its entirety in all distributions of the software, 11# modified or unmodified, in source code or in binary form. 12# |
|
1# Copyright (c) 2006-2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 37 unchanged lines hidden (view full) --- 46 count = 4 47 48class FP_MultDiv(FUDesc): 49 opList = [ OpDesc(opClass='FloatMult', opLat=4), 50 OpDesc(opClass='FloatDiv', opLat=12, issueLat=12), 51 OpDesc(opClass='FloatSqrt', opLat=24, issueLat=24) ] 52 count = 2 53 | 13# Copyright (c) 2006-2007 The Regents of The University of Michigan 14# All rights reserved. 15# 16# Redistribution and use in source and binary forms, with or without 17# modification, are permitted provided that the following conditions are 18# met: redistributions of source code must retain the above copyright 19# notice, this list of conditions and the following disclaimer; 20# redistributions in binary form must reproduce the above copyright --- 37 unchanged lines hidden (view full) --- 58 count = 4 59 60class FP_MultDiv(FUDesc): 61 opList = [ OpDesc(opClass='FloatMult', opLat=4), 62 OpDesc(opClass='FloatDiv', opLat=12, issueLat=12), 63 OpDesc(opClass='FloatSqrt', opLat=24, issueLat=24) ] 64 count = 2 65 |
66class SIMD_Unit(FUDesc): 67 opList = [ OpDesc(opClass='SimdAdd'), 68 OpDesc(opClass='SimdAddAcc'), 69 OpDesc(opClass='SimdAlu'), 70 OpDesc(opClass='SimdCmp'), 71 OpDesc(opClass='SimdCvt'), 72 OpDesc(opClass='SimdMisc'), 73 OpDesc(opClass='SimdMult'), 74 OpDesc(opClass='SimdMultAcc'), 75 OpDesc(opClass='SimdShift'), 76 OpDesc(opClass='SimdShiftAcc'), 77 OpDesc(opClass='SimdSqrt'), 78 OpDesc(opClass='SimdFloatAdd'), 79 OpDesc(opClass='SimdFloatAlu'), 80 OpDesc(opClass='SimdFloatCmp'), 81 OpDesc(opClass='SimdFloatCvt'), 82 OpDesc(opClass='SimdFloatDiv'), 83 OpDesc(opClass='SimdFloatMisc'), 84 OpDesc(opClass='SimdFloatMult'), 85 OpDesc(opClass='SimdFloatMultAcc'), 86 OpDesc(opClass='SimdFloatSqrt') ] 87 count = 4 88 |
|
54class ReadPort(FUDesc): 55 opList = [ OpDesc(opClass='MemRead') ] 56 count = 0 57 58class WritePort(FUDesc): 59 opList = [ OpDesc(opClass='MemWrite') ] 60 count = 0 61 62class RdWrPort(FUDesc): 63 opList = [ OpDesc(opClass='MemRead'), OpDesc(opClass='MemWrite') ] 64 count = 4 65 66class IprPort(FUDesc): 67 opList = [ OpDesc(opClass='IprAccess', opLat = 3, issueLat = 3) ] 68 count = 1 69 | 89class ReadPort(FUDesc): 90 opList = [ OpDesc(opClass='MemRead') ] 91 count = 0 92 93class WritePort(FUDesc): 94 opList = [ OpDesc(opClass='MemWrite') ] 95 count = 0 96 97class RdWrPort(FUDesc): 98 opList = [ OpDesc(opClass='MemRead'), OpDesc(opClass='MemWrite') ] 99 count = 4 100 101class IprPort(FUDesc): 102 opList = [ OpDesc(opClass='IprAccess', opLat = 3, issueLat = 3) ] 103 count = 1 104 |