fetch1.hh (10379:c00f6d7e2681) | fetch1.hh (10537:47fe87b0cf97) |
---|---|
1/* 2 * Copyright (c) 2013-2014 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 237 unchanged lines hidden (view full) --- 246 InstSeqNum streamSeqNum; 247 248 /** Prediction sequence number. This changes when requests from Execute 249 * or Fetch2 ask for a change of fetch address and is used to tag lines 250 * by the prediction to which they belong. Fetch2 originates 251 * prediction sequence numbers. */ 252 InstSeqNum predictionSeqNum; 253 | 1/* 2 * Copyright (c) 2013-2014 ARM Limited 3 * All rights reserved 4 * 5 * The license below extends only to copyright in the software and shall 6 * not be construed as granting a license to any other intellectual 7 * property including but not limited to intellectual property relating 8 * to a hardware implementation of the functionality of the software --- 237 unchanged lines hidden (view full) --- 246 InstSeqNum streamSeqNum; 247 248 /** Prediction sequence number. This changes when requests from Execute 249 * or Fetch2 ask for a change of fetch address and is used to tag lines 250 * by the prediction to which they belong. Fetch2 originates 251 * prediction sequence numbers. */ 252 InstSeqNum predictionSeqNum; 253 |
254 /** The sequence number expected for the next returned cache line. The 255 * responses queue should be ordered and so, if the front of that queue 256 * has a lower lineSeqNum than this, lines need to be discarded. If it 257 * has a higher lineSeqNum, our line hasn't appeared yet */ 258 InstSeqNum expectedLineSeqNum; 259 | |
260 /** Blocked indication for report */ 261 bool blocked; 262 263 /** State of memory access for head instruction fetch */ 264 enum IcacheState 265 { 266 IcacheRunning, /* Default. Step icache queues when possible */ 267 IcacheNeedsRetry /* Request rejected, will be asked to retry */ --- 114 unchanged lines hidden --- | 254 /** Blocked indication for report */ 255 bool blocked; 256 257 /** State of memory access for head instruction fetch */ 258 enum IcacheState 259 { 260 IcacheRunning, /* Default. Step icache queues when possible */ 261 IcacheNeedsRetry /* Request rejected, will be asked to retry */ --- 114 unchanged lines hidden --- |