exetrace.cc (3987:b9434f1d25fa) | exetrace.cc (3989:6ce62f2fdeb4) |
---|---|
1/* 2 * Copyright (c) 2001-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 344 unchanged lines hidden (view full) --- 353 if (shared_data->cycle_count != 354 thread->getCpuPtr()->instCount()) 355 diffCC = true; 356 357 if (shared_data->instruction != 358 (SparcISA::MachInst)staticInst->machInst) { 359 diffInst = true; 360 } | 1/* 2 * Copyright (c) 2001-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 344 unchanged lines hidden (view full) --- 353 if (shared_data->cycle_count != 354 thread->getCpuPtr()->instCount()) 355 diffCC = true; 356 357 if (shared_data->instruction != 358 (SparcISA::MachInst)staticInst->machInst) { 359 diffInst = true; 360 } |
361 for (int i = 0; i < TheISA::NumIntArchRegs; i++) { | 361 // assume we have %g0 working correctly 362 for (int i = 1; i < TheISA::NumIntArchRegs; i++) { |
362 if (thread->readIntReg(i) != shared_data->intregs[i]) { 363 diffIntRegs = true; 364 } 365 } 366 for (int i = 0; i < TheISA::NumFloatRegs/2; i++) { 367 if (thread->readFloatRegBits(i*2,FloatRegFile::DoubleWidth) != shared_data->fpregs[i]) { 368 diffFpRegs = true; 369 } --- 53 unchanged lines hidden (view full) --- 423 diffCwp = true; 424 //if(shared_data->cansave != thread->readMiscReg(MISCREG_CANSAVE)) 425 if(shared_data->cansave != 426 thread->readIntReg(NumIntArchRegs + 3)) 427 diffCansave = true; 428 //if(shared_data->canrestore != 429 // thread->readMiscReg(MISCREG_CANRESTORE)) 430 if(shared_data->canrestore != | 363 if (thread->readIntReg(i) != shared_data->intregs[i]) { 364 diffIntRegs = true; 365 } 366 } 367 for (int i = 0; i < TheISA::NumFloatRegs/2; i++) { 368 if (thread->readFloatRegBits(i*2,FloatRegFile::DoubleWidth) != shared_data->fpregs[i]) { 369 diffFpRegs = true; 370 } --- 53 unchanged lines hidden (view full) --- 424 diffCwp = true; 425 //if(shared_data->cansave != thread->readMiscReg(MISCREG_CANSAVE)) 426 if(shared_data->cansave != 427 thread->readIntReg(NumIntArchRegs + 3)) 428 diffCansave = true; 429 //if(shared_data->canrestore != 430 // thread->readMiscReg(MISCREG_CANRESTORE)) 431 if(shared_data->canrestore != |
431 thread->readMiscReg(NumIntArchRegs + 4)) | 432 thread->readIntReg(NumIntArchRegs + 4)) |
432 diffCanrestore = true; 433 //if(shared_data->otherwin != thread->readMiscReg(MISCREG_OTHERWIN)) 434 if(shared_data->otherwin != | 433 diffCanrestore = true; 434 //if(shared_data->otherwin != thread->readMiscReg(MISCREG_OTHERWIN)) 435 if(shared_data->otherwin != |
435 thread->readIntReg(NumIntArchRegs + 5)) | 436 thread->readIntReg(NumIntArchRegs + 6)) |
436 diffOtherwin = true; 437 //if(shared_data->cleanwin != thread->readMiscReg(MISCREG_CLEANWIN)) 438 if(shared_data->cleanwin != | 437 diffOtherwin = true; 438 //if(shared_data->cleanwin != thread->readMiscReg(MISCREG_CLEANWIN)) 439 if(shared_data->cleanwin != |
439 thread->readMiscReg(NumIntArchRegs + 6)) | 440 thread->readIntReg(NumIntArchRegs + 5)) |
440 diffCleanwin = true; 441 442 for (int i = 0; i < 64; i++) { 443 if (shared_data->itb[i] != thread->getITBPtr()->TteRead(i)) 444 diffTlb = true; 445 if (shared_data->dtb[i] != thread->getDTBPtr()->TteRead(i)) 446 diffTlb = true; 447 } --- 100 unchanged lines hidden (view full) --- 548 printRegPair(outs, "Htba", 549 thread->readMiscReg(MISCREG_HTBA), 550 shared_data->htba); 551 printRegPair(outs, "Pstate", 552 thread->readMiscReg(MISCREG_PSTATE), 553 shared_data->pstate); 554 printRegPair(outs, "Y", 555 //thread->readMiscReg(MISCREG_Y), | 441 diffCleanwin = true; 442 443 for (int i = 0; i < 64; i++) { 444 if (shared_data->itb[i] != thread->getITBPtr()->TteRead(i)) 445 diffTlb = true; 446 if (shared_data->dtb[i] != thread->getDTBPtr()->TteRead(i)) 447 diffTlb = true; 448 } --- 100 unchanged lines hidden (view full) --- 549 printRegPair(outs, "Htba", 550 thread->readMiscReg(MISCREG_HTBA), 551 shared_data->htba); 552 printRegPair(outs, "Pstate", 553 thread->readMiscReg(MISCREG_PSTATE), 554 shared_data->pstate); 555 printRegPair(outs, "Y", 556 //thread->readMiscReg(MISCREG_Y), |
556 thread->readMiscReg(NumIntArchRegs + 1), | 557 thread->readIntReg(NumIntArchRegs + 1), |
557 shared_data->y); 558 printRegPair(outs, "Ccr", 559 //thread->readMiscReg(MISCREG_CCR), | 558 shared_data->y); 559 printRegPair(outs, "Ccr", 560 //thread->readMiscReg(MISCREG_CCR), |
560 thread->readMiscReg(NumIntArchRegs + 2), | 561 thread->readIntReg(NumIntArchRegs + 2), |
561 shared_data->ccr); 562 printRegPair(outs, "Tl", 563 thread->readMiscReg(MISCREG_TL), 564 shared_data->tl); 565 printRegPair(outs, "Gl", 566 thread->readMiscReg(MISCREG_GL), 567 shared_data->gl); 568 printRegPair(outs, "Asi", --- 10 unchanged lines hidden (view full) --- 579 thread->readIntReg(NumIntArchRegs + 3), 580 shared_data->cansave); 581 printRegPair(outs, "Canrestore", 582 //thread->readMiscReg(MISCREG_CANRESTORE), 583 thread->readIntReg(NumIntArchRegs + 4), 584 shared_data->canrestore); 585 printRegPair(outs, "Otherwin", 586 //thread->readMiscReg(MISCREG_OTHERWIN), | 562 shared_data->ccr); 563 printRegPair(outs, "Tl", 564 thread->readMiscReg(MISCREG_TL), 565 shared_data->tl); 566 printRegPair(outs, "Gl", 567 thread->readMiscReg(MISCREG_GL), 568 shared_data->gl); 569 printRegPair(outs, "Asi", --- 10 unchanged lines hidden (view full) --- 580 thread->readIntReg(NumIntArchRegs + 3), 581 shared_data->cansave); 582 printRegPair(outs, "Canrestore", 583 //thread->readMiscReg(MISCREG_CANRESTORE), 584 thread->readIntReg(NumIntArchRegs + 4), 585 shared_data->canrestore); 586 printRegPair(outs, "Otherwin", 587 //thread->readMiscReg(MISCREG_OTHERWIN), |
587 thread->readIntReg(NumIntArchRegs + 5), | 588 thread->readIntReg(NumIntArchRegs + 6), |
588 shared_data->otherwin); 589 printRegPair(outs, "Cleanwin", 590 //thread->readMiscReg(MISCREG_CLEANWIN), | 589 shared_data->otherwin); 590 printRegPair(outs, "Cleanwin", 591 //thread->readMiscReg(MISCREG_CLEANWIN), |
591 thread->readIntReg(NumIntArchRegs + 6), | 592 thread->readIntReg(NumIntArchRegs + 5), |
592 shared_data->cleanwin); 593 outs << endl; 594 for (int i = 1; i <= MaxTL; i++) { 595 printLevelHeader(outs, i); 596 printColumnLabels(outs); 597 thread->setMiscReg(MISCREG_TL, i); 598 printRegPair(outs, "Tpc", 599 thread->readMiscReg(MISCREG_TPC), --- 182 unchanged lines hidden --- | 593 shared_data->cleanwin); 594 outs << endl; 595 for (int i = 1; i <= MaxTL; i++) { 596 printLevelHeader(outs, i); 597 printColumnLabels(outs); 598 thread->setMiscReg(MISCREG_TL, i); 599 printRegPair(outs, "Tpc", 600 thread->readMiscReg(MISCREG_TPC), --- 182 unchanged lines hidden --- |