thread_context.hh (11886:43b882cada33) | thread_context.hh (12106:7784fac1b159) |
---|---|
1/* 2 * Copyright (c) 2011-2012 ARM Limited 3 * Copyright (c) 2013 Advanced Micro Devices, Inc. 4 * All rights reserved 5 * 6 * The license below extends only to copyright in the software and shall 7 * not be construed as granting a license to any other intellectual 8 * property including but not limited to intellectual property relating --- 287 unchanged lines hidden (view full) --- 296 void setMiscReg(int misc_reg, const MiscReg &val) 297 { 298 DPRINTF(Checker, "Setting misc reg with effect: %d to both Checker" 299 " and O3..\n", misc_reg); 300 checkerTC->setMiscReg(misc_reg, val); 301 actualTC->setMiscReg(misc_reg, val); 302 } 303 | 1/* 2 * Copyright (c) 2011-2012 ARM Limited 3 * Copyright (c) 2013 Advanced Micro Devices, Inc. 4 * All rights reserved 5 * 6 * The license below extends only to copyright in the software and shall 7 * not be construed as granting a license to any other intellectual 8 * property including but not limited to intellectual property relating --- 287 unchanged lines hidden (view full) --- 296 void setMiscReg(int misc_reg, const MiscReg &val) 297 { 298 DPRINTF(Checker, "Setting misc reg with effect: %d to both Checker" 299 " and O3..\n", misc_reg); 300 checkerTC->setMiscReg(misc_reg, val); 301 actualTC->setMiscReg(misc_reg, val); 302 } 303 |
304 int flattenIntIndex(int reg) { return actualTC->flattenIntIndex(reg); } 305 int flattenFloatIndex(int reg) { return actualTC->flattenFloatIndex(reg); } 306 int flattenCCIndex(int reg) { return actualTC->flattenCCIndex(reg); } 307 int flattenMiscIndex(int reg) { return actualTC->flattenMiscIndex(reg); } | 304 RegId flattenRegId(const RegId& regId) const { 305 return actualTC->flattenRegId(regId); 306 } |
308 309 unsigned readStCondFailures() 310 { return actualTC->readStCondFailures(); } 311 312 void setStCondFailures(unsigned sc_failures) 313 { 314 actualTC->setStCondFailures(sc_failures); 315 } --- 29 unchanged lines hidden --- | 307 308 unsigned readStCondFailures() 309 { return actualTC->readStCondFailures(); } 310 311 void setStCondFailures(unsigned sc_failures) 312 { 313 actualTC->setStCondFailures(sc_failures); 314 } --- 29 unchanged lines hidden --- |