2c2
< * Copyright (c) 2011, 2016 ARM Limited
---
> * Copyright (c) 2011, 2016-2017 ARM Limited
306a307,322
> const VecPredRegContainer&
> readVecPredRegOperand(const StaticInst *si, int idx) const override
> {
> const RegId& reg = si->srcRegIdx(idx);
> assert(reg.isVecPredReg());
> return thread->readVecPredReg(reg);
> }
>
> VecPredRegContainer&
> getWritableVecPredRegOperand(const StaticInst *si, int idx) override
> {
> const RegId& reg = si->destRegIdx(idx);
> assert(reg.isVecPredReg());
> return thread->getWritableVecPredReg(reg);
> }
>
338a355
> template<typename T>
339a357,363
> setVecPredResult(T&& t)
> {
> result.push(InstResult(std::forward<T>(t),
> InstResult::ResultType::VecPredReg));
> }
>
> void
385a410,418
> void setVecPredRegOperand(const StaticInst *si, int idx,
> const VecPredRegContainer& val) override
> {
> const RegId& reg = si->destRegIdx(idx);
> assert(reg.isVecPredReg());
> thread->setVecPredReg(reg, val);
> setVecPredResult(val);
> }
>