1/*
2 * Copyright (c) 2011, 2016 ARM Limited
3 * Copyright (c) 2013 Advanced Micro Devices, Inc.
4 * All rights reserved
5 *
6 * The license below extends only to copyright in the software and shall
7 * not be construed as granting a license to any other intellectual
8 * property including but not limited to intellectual property relating
9 * to a hardware implementation of the functionality of the software
10 * licensed hereunder. You may use the software subject to the license

--- 288 unchanged lines hidden (view full) ---

299
300 VecElem
301 readVecElemOperand(const StaticInst *si, int idx) const override
302 {
303 const RegId& reg = si->srcRegIdx(idx);
304 return thread->readVecElem(reg);
305 }
306
307 CCReg
308 readCCRegOperand(const StaticInst *si, int idx) override
309 {
310 const RegId& reg = si->srcRegIdx(idx);
311 assert(reg.isCCReg());
312 return thread->readCCReg(reg.index());
313 }
314

--- 16 unchanged lines hidden (view full) ---

331 template<typename T>
332 void
333 setVecElemResult(T&& t)
334 {
335 result.push(InstResult(std::forward<T>(t),
336 InstResult::ResultType::VecElem));
337 }
338
339 void
340 setIntRegOperand(const StaticInst *si, int idx, RegVal val) override
341 {
342 const RegId& reg = si->destRegIdx(idx);
343 assert(reg.isIntReg());
344 thread->setIntReg(reg.index(), val);
345 setScalarResult(val);
346 }
347

--- 30 unchanged lines hidden (view full) ---

378 const VecElem val) override
379 {
380 const RegId& reg = si->destRegIdx(idx);
381 assert(reg.isVecElem());
382 thread->setVecElem(reg, val);
383 setVecElemResult(val);
384 }
385
386 bool readPredicate() const override { return thread->readPredicate(); }
387
388 void
389 setPredicate(bool val) override
390 {
391 thread->setPredicate(val);
392 }
393

--- 214 unchanged lines hidden ---