base_dyn_inst_impl.hh (10031:79d034cd6ba3) base_dyn_inst_impl.hh (10417:710ee116eb68)
1/*
2 * Copyright (c) 2011 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 45 unchanged lines hidden (view full) ---

54#include "cpu/base_dyn_inst.hh"
55#include "cpu/exetrace.hh"
56#include "debug/DynInst.hh"
57#include "debug/IQ.hh"
58#include "mem/request.hh"
59#include "sim/faults.hh"
60
61template <class Impl>
1/*
2 * Copyright (c) 2011 ARM Limited
3 * All rights reserved.
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software

--- 45 unchanged lines hidden (view full) ---

54#include "cpu/base_dyn_inst.hh"
55#include "cpu/exetrace.hh"
56#include "debug/DynInst.hh"
57#include "debug/IQ.hh"
58#include "mem/request.hh"
59#include "sim/faults.hh"
60
61template <class Impl>
62BaseDynInst<Impl>::BaseDynInst(StaticInstPtr _staticInst,
63 StaticInstPtr _macroop,
62BaseDynInst<Impl>::BaseDynInst(const StaticInstPtr &_staticInst,
63 const StaticInstPtr &_macroop,
64 TheISA::PCState _pc, TheISA::PCState _predPC,
65 InstSeqNum seq_num, ImplCPU *cpu)
66 : staticInst(_staticInst), cpu(cpu), traceData(NULL), macroop(_macroop)
67{
68 seqNum = seq_num;
69
70 pc = _pc;
71 predPC = _predPC;
72
73 initVars();
74}
75
76template <class Impl>
64 TheISA::PCState _pc, TheISA::PCState _predPC,
65 InstSeqNum seq_num, ImplCPU *cpu)
66 : staticInst(_staticInst), cpu(cpu), traceData(NULL), macroop(_macroop)
67{
68 seqNum = seq_num;
69
70 pc = _pc;
71 predPC = _predPC;
72
73 initVars();
74}
75
76template <class Impl>
77BaseDynInst<Impl>::BaseDynInst(StaticInstPtr _staticInst,
78 StaticInstPtr _macroop)
77BaseDynInst<Impl>::BaseDynInst(const StaticInstPtr &_staticInst,
78 const StaticInstPtr &_macroop)
79 : staticInst(_staticInst), traceData(NULL), macroop(_macroop)
80{
81 seqNum = 0;
82 initVars();
83}
84
85template <class Impl>
86void

--- 150 unchanged lines hidden --- 		79 : staticInst(_staticInst), traceData(NULL), macroop(_macroop)
80{
81 seqNum = 0;
82 initVars();
83}
84
85template <class Impl>
86void

--- 150 unchanged lines hidden ---