1/*
2 * Copyright (c) 2004-2006 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 22 unchanged lines hidden (view full) ---

31#include <iostream>
32#include <set>
33#include <string>
34#include <sstream>
35
36#include "base/cprintf.hh"
37#include "base/trace.hh"
38
39#include "arch/faults.hh"
40#include "cpu/exetrace.hh"
41#include "mem/request.hh"
42
43#include "cpu/base_dyn_inst.hh"
44
45using namespace std;
46using namespace TheISA;
47
48#define NOHASH
49#ifndef NOHASH
50
51#include "base/hashmap.hh"
52
53unsigned int MyHashFunc(const BaseDynInst *addr)
54{
55 unsigned a = (unsigned)addr;

--- 4 unchanged lines hidden (view full) ---

60
61typedef m5::hash_map<const BaseDynInst *, const BaseDynInst *, MyHashFunc>
62my_hash_t;
63
64my_hash_t thishash;
65#endif
66
67template <class Impl>
68BaseDynInst::BaseDynInst(ExtMachInst machInst, Addr inst_PC,
69 Addr pred_PC, InstSeqNum seq_num,
70 ImplCPU *cpu)
71 : staticInst(machInst), traceData(NULL), cpu(cpu)
72{
73 seqNum = seq_num;
74
75 PC = inst_PC;
76 nextPC = PC + sizeof(MachInst);
77 nextNPC = nextPC + sizeof(MachInst);
78 predPC = pred_PC;
79
80 initVars();
81}
82
83template <class Impl>
84BaseDynInst<Impl>::BaseDynInst(StaticInstPtr &_staticInst)
85 : staticInst(_staticInst), traceData(NULL)

--- 159 unchanged lines hidden (view full) ---

245 return NoFault;
246}
247
248template <class Impl>
249void
250BaseDynInst<Impl>::dump()
251{
252 cprintf("T%d : %#08d `", threadNumber, PC);
253 cout << staticInst->disassemble(PC);
254 cprintf("'\n");
255}
256
257template <class Impl>
258void
259BaseDynInst<Impl>::dump(std::string &outstring)
260{
261 std::ostringstream s;

--- 39 unchanged lines hidden ---