SConscript (6192:6cd5f0282d8a) | SConscript (6226:f1076450ab2b) |
---|---|
1# -*- mode:python -*- 2 3# Copyright (c) 2006 The Regents of The University of Michigan 4# All rights reserved. 5# 6# Redistribution and use in source and binary forms, with or without 7# modification, are permitted provided that the following conditions are 8# met: redistributions of source code must retain the above copyright --- 112 unchanged lines hidden (view full) --- 121Source('inteltrace.cc') 122Source('pc_event.cc') 123Source('quiesce_event.cc') 124Source('static_inst.cc') 125Source('simple_thread.cc') 126Source('thread_context.cc') 127Source('thread_state.cc') 128 | 1# -*- mode:python -*- 2 3# Copyright (c) 2006 The Regents of The University of Michigan 4# All rights reserved. 5# 6# Redistribution and use in source and binary forms, with or without 7# modification, are permitted provided that the following conditions are 8# met: redistributions of source code must retain the above copyright --- 112 unchanged lines hidden (view full) --- 121Source('inteltrace.cc') 122Source('pc_event.cc') 123Source('quiesce_event.cc') 124Source('static_inst.cc') 125Source('simple_thread.cc') 126Source('thread_context.cc') 127Source('thread_state.cc') 128 |
129if 'InOrderCPU' in env['CPU_MODELS'] or 'O3CPU' in env['CPU_MODELS']: 130 Source('btb.cc') 131 Source('tournament_pred.cc') 132 Source('2bit_local_pred.cc') 133 Source('ras.cc') 134 TraceFlag('FreeList') 135 | |
136if env['FULL_SYSTEM']: 137 SimObject('IntrControl.py') 138 139 Source('intr_control.cc') 140 Source('profile.cc') 141 142 if env['TARGET_ISA'] == 'sparc': 143 SimObject('LegionTrace.py') --- 47 unchanged lines hidden --- | 129if env['FULL_SYSTEM']: 130 SimObject('IntrControl.py') 131 132 Source('intr_control.cc') 133 Source('profile.cc') 134 135 if env['TARGET_ISA'] == 'sparc': 136 SimObject('LegionTrace.py') --- 47 unchanged lines hidden --- |