1# Copyright (c) 2005-2008 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 100 unchanged lines hidden (view full) ---

109 Param.X86LocalApic(_localApic, "Interrupt Controller")
110 elif buildEnv['TARGET_ISA'] == 'mips':
111 dtb = Param.MipsTLB(MipsTLB(), "Data TLB")
112 itb = Param.MipsTLB(MipsTLB(), "Instruction TLB")
113 if buildEnv['FULL_SYSTEM']:
114 interrupts = Param.MipsInterrupts(
115 MipsInterrupts(), "Interrupt Controller")
116 elif buildEnv['TARGET_ISA'] == 'arm':
117 UnifiedTLB = Param.Bool(True, "Is this a Unified TLB?")
118 dtb = Param.ArmTLB(ArmTLB(), "Data TLB")
119 itb = Param.ArmTLB(ArmTLB(), "Instruction TLB")
120 if buildEnv['FULL_SYSTEM']:
121 interrupts = Param.ArmInterrupts(
122 ArmInterrupts(), "Interrupt Controller")
123 elif buildEnv['TARGET_ISA'] == 'power':
124 UnifiedTLB = Param.Bool(True, "Is this a Unified TLB?")
125 dtb = Param.PowerTLB(PowerTLB(), "Data TLB")

--- 27 unchanged lines hidden (view full) ---

153
154 _mem_ports = []
155 if buildEnv['TARGET_ISA'] == 'x86' and buildEnv['FULL_SYSTEM']:
156 _mem_ports = ["itb.walker.port",
157 "dtb.walker.port",
158 "interrupts.pio",
159 "interrupts.int_port"]
160
161 def connectMemPorts(self, bus):
162 for p in self._mem_ports:
163 if p != 'physmem_port':
164 exec('self.%s = bus.port' % p)
165
166 def addPrivateSplitL1Caches(self, ic, dc):
167 assert(len(self._mem_ports) < 6)
168 self.icache = ic
169 self.dcache = dc
170 self.icache_port = ic.cpu_side
171 self.dcache_port = dc.cpu_side
172 self._mem_ports = ['icache.mem_side', 'dcache.mem_side']
173 if buildEnv['TARGET_ISA'] == 'x86' and buildEnv['FULL_SYSTEM']:
174 self._mem_ports += ["itb.walker_port", "dtb.walker_port"]
175
176 def addTwoLevelCacheHierarchy(self, ic, dc, l2c):
177 self.addPrivateSplitL1Caches(ic, dc)
178 self.toL2Bus = Bus()
179 self.connectMemPorts(self.toL2Bus)
180 self.l2cache = l2c
181 self.l2cache.cpu_side = self.toL2Bus.port
182 self._mem_ports = ['l2cache.mem_side']

--- 56 unchanged lines hidden ---