1# Copyright (c) 2005-2008 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 83 unchanged lines hidden (view full) ---

92 itb = Param.AlphaITB(AlphaITB(), "Instruction TLB")
93 if build_env['FULL_SYSTEM']:
94 interrupts = Param.AlphaInterrupts(
95 AlphaInterrupts(), "Interrupt Controller")
96 elif build_env['TARGET_ISA'] == 'x86':
97 dtb = Param.X86DTB(X86DTB(), "Data TLB")
98 itb = Param.X86ITB(X86ITB(), "Instruction TLB")
99 if build_env['FULL_SYSTEM']:
100 _localApic = X86LocalApic(pio_addr=0xa000000000000000)
101 interrupts = \
102 Param.X86LocalApic(_localApic, "Interrupt Controller")
103 elif build_env['TARGET_ISA'] == 'mips':
104 UnifiedTLB = Param.Bool(True, "Is this a Unified TLB?")
105 dtb = Param.MipsDTB(MipsDTB(), "Data TLB")
106 itb = Param.MipsITB(MipsITB(), "Instruction TLB")
107 tlb = Param.MipsUTB(MipsUTB(), "Unified TLB")
108 if build_env['FULL_SYSTEM']:
109 interrupts = Param.MipsInterrupts(
110 MipsInterrupts(), "Interrupt Controller")

--- 26 unchanged lines hidden (view full) ---

137
138 clock = Param.Clock('1t', "clock speed")
139 phase = Param.Latency('0ns', "clock phase")
140
141 tracer = Param.InstTracer(default_tracer, "Instruction tracer")
142
143 _mem_ports = []
144 if build_env['TARGET_ISA'] == 'x86' and build_env['FULL_SYSTEM']:
145 _mem_ports = ["itb.walker.port",
146 "dtb.walker.port",
147 "interrupts.pio"]
148
149 def connectMemPorts(self, bus):
150 for p in self._mem_ports:
151 if p != 'physmem_port':
152 exec('self.%s = bus.port' % p)
153
154 def addPrivateSplitL1Caches(self, ic, dc):
155 assert(len(self._mem_ports) < 6)

--- 71 unchanged lines hidden ---