x86_traits.hh (5390:5bacb5dc3ef6) x86_traits.hh (5648:e8abda6e0980)
1/*
2 * Copyright (c) 2007 The Hewlett-Packard Development Company
3 * All rights reserved.
4 *
5 * Redistribution and use of this software in source and binary forms,
6 * with or without modification, are permitted provided that the
7 * following conditions are met:
8 *

--- 41 unchanged lines hidden (view full) ---

50 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
51 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
52 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
53 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
54 *
55 * Authors: Gabe Black
56 */
57
1/*
2 * Copyright (c) 2007 The Hewlett-Packard Development Company
3 * All rights reserved.
4 *
5 * Redistribution and use of this software in source and binary forms,
6 * with or without modification, are permitted provided that the
7 * following conditions are met:
8 *

--- 41 unchanged lines hidden (view full) ---

50 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
51 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
52 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
53 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
54 *
55 * Authors: Gabe Black
56 */
57
58#include "sim/host.hh"
59
60#ifndef __ARCH_X86_X86TRAITS_HH__
61#define __ARCH_X86_X86TRAITS_HH__
62
58#ifndef __ARCH_X86_X86TRAITS_HH__
59#define __ARCH_X86_X86TRAITS_HH__
60
61#include <assert.h>
62
63#include "sim/host.hh"
64
63namespace X86ISA
64{
65 const int NumMicroIntRegs = 16;
66
67 const int NumPseudoIntRegs = 1;
68 //1. The condition code bits of the rflags register.
69 const int NumImplicitIntRegs = 5;
70 //1. The lower part of the result of multiplication.

--- 14 unchanged lines hidden (view full) ---

85
86 const Addr IntAddrPrefixMask = ULL(0xffffffff00000000);
87 const Addr IntAddrPrefixCPUID = ULL(0x100000000);
88 const Addr IntAddrPrefixMSR = ULL(0x200000000);
89 const Addr IntAddrPrefixIO = ULL(0x300000000);
90
91 const Addr PhysAddrPrefixIO = ULL(0x8000000000000000);
92 const Addr PhysAddrPrefixPciConfig = ULL(0xC000000000000000);
65namespace X86ISA
66{
67 const int NumMicroIntRegs = 16;
68
69 const int NumPseudoIntRegs = 1;
70 //1. The condition code bits of the rflags register.
71 const int NumImplicitIntRegs = 5;
72 //1. The lower part of the result of multiplication.

--- 14 unchanged lines hidden (view full) ---

87
88 const Addr IntAddrPrefixMask = ULL(0xffffffff00000000);
89 const Addr IntAddrPrefixCPUID = ULL(0x100000000);
90 const Addr IntAddrPrefixMSR = ULL(0x200000000);
91 const Addr IntAddrPrefixIO = ULL(0x300000000);
92
93 const Addr PhysAddrPrefixIO = ULL(0x8000000000000000);
94 const Addr PhysAddrPrefixPciConfig = ULL(0xC000000000000000);
95 const Addr PhysAddrPrefixLocalAPIC = ULL(0xA000000000000000);
96 // Each APIC gets two pages. One page is used for local apics to field
97 // accesses from the CPU, and the other is for all APICs to communicate.
98 const Addr PhysAddrAPICRangeSize = 1 << 12;
93
94 static inline Addr
95 x86IOAddress(const uint32_t port)
96 {
97 return PhysAddrPrefixIO | port;
98 }
99
100 static inline Addr
101 x86PciConfigAddress(const uint32_t addr)
102 {
103 return PhysAddrPrefixPciConfig | addr;
104 }
99
100 static inline Addr
101 x86IOAddress(const uint32_t port)
102 {
103 return PhysAddrPrefixIO | port;
104 }
105
106 static inline Addr
107 x86PciConfigAddress(const uint32_t addr)
108 {
109 return PhysAddrPrefixPciConfig | addr;
110 }
111
112 static inline Addr
113 x86LocalAPICAddress(const uint8_t id, const uint16_t addr)
114 {
115 assert(addr < (1 << 12));
116 return PhysAddrPrefixLocalAPIC | (id * (1 << 12)) | addr;
117 }
105}
106
107#endif //__ARCH_X86_X86TRAITS_HH__
118}
119
120#endif //__ARCH_X86_X86TRAITS_HH__