1// Copyright (c) 2008 The Regents of The University of Michigan
2// All rights reserved.
3//
4// Redistribution and use in source and binary forms, with or without
5// modification, are permitted provided that the following conditions are
6// met: redistributions of source code must retain the above copyright
7// notice, this list of conditions and the following disclaimer;
8// redistributions in binary form must reproduce the above copyright

--- 110 unchanged lines hidden (view full) ---

119
120 public:
121 %(class_name)s(ExtMachInst _machInst,
122 const char * instMnem,
123 bool isMicro, bool isDelayed, bool isFirst, bool isLast,
124 uint8_t _scale, RegIndex _index, RegIndex _base,
125 uint64_t _disp, uint8_t _segment,
126 RegIndex _data,
127 uint8_t _dataSize, uint8_t _addressSize);
127 uint8_t _dataSize, uint8_t _addressSize,
128 Request::FlagsType _memFlags);
129
130 %(class_name)s(ExtMachInst _machInst,
131 const char * instMnem,
132 uint8_t _scale, RegIndex _index, RegIndex _base,
133 uint64_t _disp, uint8_t _segment,
134 RegIndex _data,
134 uint8_t _dataSize, uint8_t _addressSize);
135 uint8_t _dataSize, uint8_t _addressSize,
136 Request::FlagsType _memFlags);
137
138 %(BasicExecDeclare)s
139 };
140}};
141
142// Load templates
143
144def template MicroLoadExecute {{
145 Fault %(class_name)s::execute(%(CPU_exec_context)s *xc,
146 Trace::InstRecord *traceData) const
147 {
148 Fault fault = NoFault;
149 Addr EA;
150
151 %(op_decl)s;
152 %(op_rd)s;
153 %(ea_code)s;
154 DPRINTF(X86, "%s : %s: The address is %#x\n", instMnem, mnemonic, EA);
155
154 fault = read(xc, EA, Mem, (%(mem_flags)s) | segment);
156 fault = read(xc, EA, Mem, memFlags);
157
158 if(fault == NoFault)
159 {
160 %(code)s;
161 }
162 if(fault == NoFault)
163 {
164 %(op_wb)s;

--- 10 unchanged lines hidden (view full) ---

175 Fault fault = NoFault;
176 Addr EA;
177
178 %(op_decl)s;
179 %(op_rd)s;
180 %(ea_code)s;
181 DPRINTF(X86, "%s : %s: The address is %#x\n", instMnem, mnemonic, EA);
182
181 fault = read(xc, EA, Mem, (%(mem_flags)s) | segment);
183 fault = read(xc, EA, Mem, memFlags);
184
185 return fault;
186 }
187}};
188
189def template MicroLoadCompleteAcc {{
190 Fault %(class_name)s::completeAcc(PacketPtr pkt,
191 %(CPU_exec_context)s * xc,

--- 30 unchanged lines hidden (view full) ---

222 %(op_rd)s;
223 %(ea_code)s;
224 DPRINTF(X86, "%s : %s: The address is %#x\n", instMnem, mnemonic, EA);
225
226 %(code)s;
227
228 if(fault == NoFault)
229 {
228 fault = write(xc, Mem, EA, (%(mem_flags)s) | segment);
230 fault = write(xc, Mem, EA, memFlags);
231 if(fault == NoFault)
232 {
233 %(post_code)s;
234 %(op_wb)s;
235 }
236 }
237
238 return fault;

--- 11 unchanged lines hidden (view full) ---

250 %(op_rd)s;
251 %(ea_code)s;
252 DPRINTF(X86, "%s : %s: The address is %#x\n", instMnem, mnemonic, EA);
253
254 %(code)s;
255
256 if(fault == NoFault)
257 {
256 write(xc, Mem, EA, (%(mem_flags)s) | segment);
258 write(xc, Mem, EA, memFlags);
259 }
260 return fault;
261 }
262}};
263
264def template MicroStoreCompleteAcc {{
265 Fault %(class_name)s::completeAcc(PacketPtr pkt,
266 %(CPU_exec_context)s * xc, Trace::InstRecord * traceData) const

--- 26 unchanged lines hidden (view full) ---

293
294 public:
295 %(class_name)s(ExtMachInst _machInst,
296 const char * instMnem,
297 bool isMicro, bool isDelayed, bool isFirst, bool isLast,
298 uint8_t _scale, RegIndex _index, RegIndex _base,
299 uint64_t _disp, uint8_t _segment,
300 RegIndex _data,
299 uint8_t _dataSize, uint8_t _addressSize);
301 uint8_t _dataSize, uint8_t _addressSize,
302 Request::FlagsType _memFlags);
303
304 %(class_name)s(ExtMachInst _machInst,
305 const char * instMnem,
306 uint8_t _scale, RegIndex _index, RegIndex _base,
307 uint64_t _disp, uint8_t _segment,
308 RegIndex _data,
306 uint8_t _dataSize, uint8_t _addressSize);
309 uint8_t _dataSize, uint8_t _addressSize,
310 Request::FlagsType _memFlags);
311
312 %(BasicExecDeclare)s
313
314 %(InitiateAccDeclare)s
315
316 %(CompleteAccDeclare)s
317 };
318}};

--- 5 unchanged lines hidden (view full) ---

324 %(constructor)s;
325 }
326
327 inline %(class_name)s::%(class_name)s(
328 ExtMachInst machInst, const char * instMnem,
329 uint8_t _scale, RegIndex _index, RegIndex _base,
330 uint64_t _disp, uint8_t _segment,
331 RegIndex _data,
328 uint8_t _dataSize, uint8_t _addressSize) :
332 uint8_t _dataSize, uint8_t _addressSize,
333 Request::FlagsType _memFlags) :
334 %(base_class)s(machInst, "%(mnemonic)s", instMnem,
335 false, false, false, false,
336 _scale, _index, _base,
337 _disp, _segment, _data,
333 _dataSize, _addressSize, %(op_class)s)
338 _dataSize, _addressSize, _memFlags, %(op_class)s)
339 {
340 buildMe();
341 }
342
343 inline %(class_name)s::%(class_name)s(
344 ExtMachInst machInst, const char * instMnem,
345 bool isMicro, bool isDelayed, bool isFirst, bool isLast,
346 uint8_t _scale, RegIndex _index, RegIndex _base,
347 uint64_t _disp, uint8_t _segment,
348 RegIndex _data,
344 uint8_t _dataSize, uint8_t _addressSize) :
349 uint8_t _dataSize, uint8_t _addressSize,
350 Request::FlagsType _memFlags) :
351 %(base_class)s(machInst, "%(mnemonic)s", instMnem,
352 isMicro, isDelayed, isFirst, isLast,
353 _scale, _index, _base,
354 _disp, _segment, _data,
349 _dataSize, _addressSize, %(op_class)s)
355 _dataSize, _addressSize, _memFlags, %(op_class)s)
356 {
357 buildMe();
358 }
359}};
360
361let {{
362 class LdStOp(X86Microop):
357 def __init__(self, data, segment, addr, disp, dataSize, addressSize):
363 def __init__(self, data, segment, addr, disp,
364 dataSize, addressSize, baseFlags, atCPL0):
365 self.data = data
366 [self.scale, self.index, self.base] = addr
367 self.disp = disp
368 self.segment = segment
369 self.dataSize = dataSize
370 self.addressSize = addressSize
371 self.memFlags = baseFlags
372 if atCPL0:
373 self.memFlags += " | (CPL0FlagBit << FlagShift)"
374
375 def getAllocator(self, *microFlags):
376 allocator = '''new %(class_name)s(machInst, macrocodeBlock
377 %(flags)s, %(scale)s, %(index)s, %(base)s,
378 %(disp)s, %(segment)s, %(data)s,
369 %(dataSize)s, %(addressSize)s)''' % {
379 %(dataSize)s, %(addressSize)s, %(memFlags)s)''' % {
380 "class_name" : self.className,
381 "flags" : self.microFlagsText(microFlags),
382 "scale" : self.scale, "index" : self.index,
383 "base" : self.base,
384 "disp" : self.disp,
385 "segment" : self.segment, "data" : self.data,
376 "dataSize" : self.dataSize, "addressSize" : self.addressSize}
386 "dataSize" : self.dataSize, "addressSize" : self.addressSize,
387 "memFlags" : self.memFlags}
388 return allocator
389}};
390
391let {{
392
393 # Make these empty strings so that concatenating onto
394 # them will always work.
395 header_output = ""
396 decoder_output = ""
397 exec_output = ""
398
399 calculateEA = "EA = SegBase + scale * Index + Base + disp;"
400
390 def defineMicroLoadOp(mnemonic, code, mem_flags=0):
401 def defineMicroLoadOp(mnemonic, code, mem_flags="0"):
402 global header_output
403 global decoder_output
404 global exec_output
405 global microopClasses
406 Name = mnemonic
407 name = mnemonic.lower()
408
409 # Build up the all register version of this micro op
410 iop = InstObjParams(name, Name, 'X86ISA::LdStOp',
411 {"code": code,
401 "ea_code": calculateEA,
402 "mem_flags": mem_flags})
412 "ea_code": calculateEA})
413 header_output += MicroLdStOpDeclare.subst(iop)
414 decoder_output += MicroLdStOpConstructor.subst(iop)
415 exec_output += MicroLoadExecute.subst(iop)
416 exec_output += MicroLoadInitiateAcc.subst(iop)
417 exec_output += MicroLoadCompleteAcc.subst(iop)
418
419 class LoadOp(LdStOp):
420 def __init__(self, data, segment, addr, disp = 0,
411 dataSize="env.dataSize", addressSize="env.addressSize"):
412 super(LoadOp, self).__init__(data, segment,
413 addr, disp, dataSize, addressSize)
421 dataSize="env.dataSize",
422 addressSize="env.addressSize",
423 atCPL0=False):
424 super(LoadOp, self).__init__(data, segment, addr,
425 disp, dataSize, addressSize, mem_flags, atCPL0)
426 self.className = Name
427 self.mnemonic = name
428
429 microopClasses[name] = LoadOp
430
431 defineMicroLoadOp('Ld', 'Data = merge(Data, Mem, dataSize);')
420 defineMicroLoadOp('Ldst', 'Data = merge(Data, Mem, dataSize);', 'StoreCheck')
432 defineMicroLoadOp('Ldst', 'Data = merge(Data, Mem, dataSize);',
433 'X86ISA::StoreCheck')
434 defineMicroLoadOp('Ldfp', 'FpData.uqw = Mem;')
435
436 def defineMicroStoreOp(mnemonic, code, \
437 postCode="", completeCode="", mem_flags=0):
438 global header_output
439 global decoder_output
440 global exec_output
441 global microopClasses
442 Name = mnemonic
443 name = mnemonic.lower()
444
445 # Build up the all register version of this micro op
446 iop = InstObjParams(name, Name, 'X86ISA::LdStOp',
447 {"code": code,
448 "post_code": postCode,
449 "complete_code": completeCode,
437 "ea_code": calculateEA,
438 "mem_flags": mem_flags})
450 "ea_code": calculateEA})
451 header_output += MicroLdStOpDeclare.subst(iop)
452 decoder_output += MicroLdStOpConstructor.subst(iop)
453 exec_output += MicroStoreExecute.subst(iop)
454 exec_output += MicroStoreInitiateAcc.subst(iop)
455 exec_output += MicroStoreCompleteAcc.subst(iop)
456
457 class StoreOp(LdStOp):
458 def __init__(self, data, segment, addr, disp = 0,
447 dataSize="env.dataSize", addressSize="env.addressSize"):
448 super(StoreOp, self).__init__(data, segment,
449 addr, disp, dataSize, addressSize)
459 dataSize="env.dataSize",
460 addressSize="env.addressSize",
461 atCPL0=False):
462 super(StoreOp, self).__init__(data, segment, addr,
463 disp, dataSize, addressSize, mem_flags, atCPL0)
464 self.className = Name
465 self.mnemonic = name
466
467 microopClasses[name] = StoreOp
468
469 defineMicroStoreOp('St', 'Mem = Data;')
470 defineMicroStoreOp('Stfp', 'Mem = FpData.uqw;')
471 defineMicroStoreOp('Stupd', 'Mem = Data;',
472 'Base = merge(Base, EA - SegBase, addressSize);',
473 'Base = merge(Base, pkt->req->getVaddr() - SegBase, addressSize);');
474 defineMicroStoreOp('Cda', 'Mem = 0;', mem_flags="Request::NO_ACCESS")
475
476 iop = InstObjParams("lea", "Lea", 'X86ISA::LdStOp',
477 {"code": "Data = merge(Data, EA, dataSize);",
464 "ea_code": calculateEA,
465 "mem_flags": 0})
478 "ea_code": calculateEA})
479 header_output += MicroLeaDeclare.subst(iop)
480 decoder_output += MicroLdStOpConstructor.subst(iop)
481 exec_output += MicroLeaExecute.subst(iop)
482
483 class LeaOp(LdStOp):
484 def __init__(self, data, segment, addr, disp = 0,
485 dataSize="env.dataSize", addressSize="env.addressSize"):
486 super(LeaOp, self).__init__(data, segment,
474 addr, disp, dataSize, addressSize)
487 addr, disp, dataSize, addressSize, "0", False)
488 self.className = "Lea"
489 self.mnemonic = "lea"
490
491 microopClasses["lea"] = LeaOp
492
493
494 iop = InstObjParams("tia", "Tia", 'X86ISA::LdStOp',
495 {"code": "xc->demapPage(EA, 0);",
483 "ea_code": calculateEA,
484 "mem_flags": 0})
496 "ea_code": calculateEA})
497 header_output += MicroLeaDeclare.subst(iop)
498 decoder_output += MicroLdStOpConstructor.subst(iop)
499 exec_output += MicroLeaExecute.subst(iop)
500
501 class TiaOp(LdStOp):
502 def __init__(self, segment, addr, disp = 0,
491 dataSize="env.dataSize", addressSize="env.addressSize"):
503 dataSize="env.dataSize",
504 addressSize="env.addressSize"):
505 super(TiaOp, self).__init__("NUM_INTREGS", segment,
493 addr, disp, dataSize, addressSize)
506 addr, disp, dataSize, addressSize, "0", False)
507 self.className = "Tia"
508 self.mnemonic = "tia"
509
510 microopClasses["tia"] = TiaOp
511
512 class CdaOp(LdStOp):
513 def __init__(self, segment, addr, disp = 0,
501 dataSize="env.dataSize", addressSize="env.addressSize"):
514 dataSize="env.dataSize",
515 addressSize="env.addressSize", atCPL0=False):
516 super(CdaOp, self).__init__("NUM_INTREGS", segment,
503 addr, disp, dataSize, addressSize)
517 addr, disp, dataSize, addressSize, "0", atCPL0)
518 self.className = "Cda"
519 self.mnemonic = "cda"
520
521 microopClasses["cda"] = CdaOp
522}};
523