1# Copyright (c) 2008 The Regents of The University of Michigan
2# All rights reserved.
3#
4# Redistribution and use in source and binary forms, with or without
5# modification, are permitted provided that the following conditions are
6# met: redistributions of source code must retain the above copyright
7# notice, this list of conditions and the following disclaimer;
8# redistributions in binary form must reproduce the above copyright

--- 236 unchanged lines hidden (view full) ---

245 # Zero out the result register
246 movi reg, reg, 0
247
248 subi t2, t1, 1
249 xor t1, t2, t1
250
251 # Bit 6
252 srli t3, t1, 32, dataSize=8
253 andi t3, t3, 32
254 or reg, reg, t3
255
256 # Bit 5
257 srli t3, t1, 16, dataSize=8
258 andi t3, t3, 16
259 or reg, reg, t3
260
261 # Bit 4
262 srli t3, t1, 8, dataSize=8
263 andi t3, t3, 8
264 or reg, reg, t3
265
266 # Bit 3
267 srli t3, t1, 4, dataSize=8
268 andi t3, t3, 4
269 or reg, reg, t3
270
271 # Bit 2
272 srli t3, t1, 2, dataSize=8
273 andi t3, t3, 2
274 or reg, reg, t3
275
276 # Bit 1
277 srli t3, t1, 1, dataSize=8
278 andi t3, t3, 1
279 or reg, reg, t3
280
281end:
282 fault "NoFault"
283};
284
285def macroop BSF_R_M {
286
287 mov t1, t1, t0, dataSize=8

--- 6 unchanged lines hidden (view full) ---

294 # Zero out the result register
295 mov reg, reg, t0
296
297 subi t2, t1, 1
298 xor t1, t2, t1
299
300 # Bit 6
301 srli t3, t1, 32, dataSize=8
302 andi t3, t3, 32
303 or reg, reg, t3
304
305 # Bit 5
306 srli t3, t1, 16, dataSize=8
307 andi t3, t3, 16
308 or reg, reg, t3
309
310 # Bit 4
311 srli t3, t1, 8, dataSize=8
312 andi t3, t3, 8
313 or reg, reg, t3
314
315 # Bit 3
316 srli t3, t1, 4, dataSize=8
317 andi t3, t3, 4
318 or reg, reg, t3
319
320 # Bit 2
321 srli t3, t1, 2, dataSize=8
322 andi t3, t3, 2
323 or reg, reg, t3
324
325 # Bit 1
326 srli t3, t1, 1, dataSize=8
327 andi t3, t3, 1
328 or reg, reg, t3
329
330end:
331 fault "NoFault"
332};
333
334def macroop BSF_R_P {
335
336 rdip t7

--- 7 unchanged lines hidden (view full) ---

344 # Zero out the result register
345 mov reg, reg, t0
346
347 subi t2, t1, 1
348 xor t1, t2, t1
349
350 # Bit 6
351 srli t3, t1, 32, dataSize=8
352 andi t3, t3, 32
353 or reg, reg, t3
354
355 # Bit 5
356 srli t3, t1, 16, dataSize=8
357 andi t3, t3, 16
358 or reg, reg, t3
359
360 # Bit 4
361 srli t3, t1, 8, dataSize=8
362 andi t3, t3, 8
363 or reg, reg, t3
364
365 # Bit 3
366 srli t3, t1, 4, dataSize=8
367 andi t3, t3, 4
368 or reg, reg, t3
369
370 # Bit 2
371 srli t3, t1, 2, dataSize=8
372 andi t3, t3, 2
373 or reg, reg, t3
374
375 # Bit 1
376 srli t3, t1, 1, dataSize=8
377 andi t3, t3, 1
378 or reg, reg, t3
379
380end:
381 fault "NoFault"
382};
383'''