129a130,136
>
> if (miscReg == MISCREG_FSW) {
> MiscReg fsw = regVal[MISCREG_FSW];
> MiscReg top = regVal[MISCREG_X87_TOP];
> return (fsw & (~(7ULL << 11))) + (top << 11);
> }
>