1/*
2 * Copyright (c) 2003-2005 The Regents of The University of Michigan
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are
7 * met: redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer;

--- 25 unchanged lines hidden (view full) ---

34#include "arch/sparc/isa_traits.hh"
35#include "arch/sparc/registers.hh"
36#include "arch/sparc/tlb.hh"
37#include "base/bitfield.hh"
38#include "base/misc.hh"
39#include "cpu/static_inst.hh"
40#include "cpu/thread_context.hh"
41#include "sim/fault_fwd.hh"
42
43namespace SparcISA
44{
45
46inline PCState
47buildRetPC(const PCState &curPC, const PCState &callPC)
48{
49 PCState ret = callPC;

--- 18 unchanged lines hidden (view full) ---

68template <class TC>
69void zeroRegisters(TC *tc);
70
71void initCPU(ThreadContext *tc, int cpuId);
72
73inline void
74startupCPU(ThreadContext *tc, int cpuId)
75{
76#if FULL_SYSTEM
77 // Other CPUs will get activated by IPIs
78 if (cpuId == 0)
79 tc->activate(0);
80#else
81 tc->activate(0);
82#endif
83}
84
85void copyRegs(ThreadContext *src, ThreadContext *dest);
86
87void copyMiscRegs(ThreadContext *src, ThreadContext *dest);
88
89void skipFunction(ThreadContext *tc);
90

--- 15 unchanged lines hidden ---