tlb.hh (5555:07c10d7dd62d) | tlb.hh (5891:73084c6bb183) |
---|---|
1/* 2 * Copyright (c) 2006 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 163 unchanged lines hidden (view full) --- 172{ 173 public: 174 typedef SparcITBParams Params; 175 ITB(const Params *p) : TLB(p) 176 { 177 cacheEntry = NULL; 178 } 179 | 1/* 2 * Copyright (c) 2006 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 163 unchanged lines hidden (view full) --- 172{ 173 public: 174 typedef SparcITBParams Params; 175 ITB(const Params *p) : TLB(p) 176 { 177 cacheEntry = NULL; 178 } 179 |
180 Fault translate(RequestPtr &req, ThreadContext *tc); | 180 Fault translateAtomic(RequestPtr &req, ThreadContext *tc); |
181 private: 182 void writeSfsr(bool write, ContextType ct, 183 bool se, FaultTypes ft, int asi); 184 TlbEntry *cacheEntry; 185 friend class DTB; 186}; 187 188class DTB : public TLB --- 5 unchanged lines hidden (view full) --- 194 typedef SparcDTBParams Params; 195 DTB(const Params *p) : TLB(p) 196 { 197 sfar = 0; 198 cacheEntry[0] = NULL; 199 cacheEntry[1] = NULL; 200 } 201 | 181 private: 182 void writeSfsr(bool write, ContextType ct, 183 bool se, FaultTypes ft, int asi); 184 TlbEntry *cacheEntry; 185 friend class DTB; 186}; 187 188class DTB : public TLB --- 5 unchanged lines hidden (view full) --- 194 typedef SparcDTBParams Params; 195 DTB(const Params *p) : TLB(p) 196 { 197 sfar = 0; 198 cacheEntry[0] = NULL; 199 cacheEntry[1] = NULL; 200 } 201 |
202 Fault translate(RequestPtr &req, ThreadContext *tc, bool write); | 202 Fault translateAtomic(RequestPtr &req, ThreadContext *tc, bool write); |
203#if FULL_SYSTEM 204 Tick doMmuRegRead(ThreadContext *tc, Packet *pkt); 205 Tick doMmuRegWrite(ThreadContext *tc, Packet *pkt); 206#endif 207 void GetTsbPtr(ThreadContext *tc, Addr addr, int ctx, Addr *ptrs); 208 209 // Checkpointing 210 virtual void serialize(std::ostream &os); --- 17 unchanged lines hidden --- | 203#if FULL_SYSTEM 204 Tick doMmuRegRead(ThreadContext *tc, Packet *pkt); 205 Tick doMmuRegWrite(ThreadContext *tc, Packet *pkt); 206#endif 207 void GetTsbPtr(ThreadContext *tc, Addr addr, int ctx, Addr *ptrs); 208 209 // Checkpointing 210 virtual void serialize(std::ostream &os); --- 17 unchanged lines hidden --- |