isa_traits.hh (6974:4d4903a3e7c5) | isa_traits.hh (7580:6f77f379a594) |
---|---|
1/* 2 * Copyright (c) 2003-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 66 unchanged lines hidden (view full) --- 75 /////////// TLB Stuff //////////// 76 const Addr StartVAddrHole = ULL(0x0000800000000000); 77 const Addr EndVAddrHole = ULL(0xFFFF7FFFFFFFFFFF); 78 const Addr VAddrAMask = ULL(0xFFFFFFFF); 79 const Addr PAddrImplMask = ULL(0x000000FFFFFFFFFF); 80 const Addr BytesInPageMask = ULL(0x1FFF); 81 82#if FULL_SYSTEM | 1/* 2 * Copyright (c) 2003-2005 The Regents of The University of Michigan 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions are 7 * met: redistributions of source code must retain the above copyright 8 * notice, this list of conditions and the following disclaimer; --- 66 unchanged lines hidden (view full) --- 75 /////////// TLB Stuff //////////// 76 const Addr StartVAddrHole = ULL(0x0000800000000000); 77 const Addr EndVAddrHole = ULL(0xFFFF7FFFFFFFFFFF); 78 const Addr VAddrAMask = ULL(0xFFFFFFFF); 79 const Addr PAddrImplMask = ULL(0x000000FFFFFFFFFF); 80 const Addr BytesInPageMask = ULL(0x1FFF); 81 82#if FULL_SYSTEM |
83 // I don't know what it's for, so I don't 84 // know what SPARC's value should be 85 // For loading... XXX This maybe could be USegEnd?? --ali 86 const Addr LoadAddrMask = ULL(0xffffffffff); 87 | |
88 enum InterruptTypes 89 { 90 IT_TRAP_LEVEL_ZERO, 91 IT_HINTP, 92 IT_INT_VEC, 93 IT_CPU_MONDO, 94 IT_DEV_MONDO, 95 IT_RES_ERROR, 96 IT_SOFT_INT, 97 NumInterruptTypes 98 }; 99 100#endif 101 102// Memory accesses cannot be unaligned 103const bool HasUnalignedMemAcc = false; 104} 105 106#endif // __ARCH_SPARC_ISA_TRAITS_HH__ | 83 enum InterruptTypes 84 { 85 IT_TRAP_LEVEL_ZERO, 86 IT_HINTP, 87 IT_INT_VEC, 88 IT_CPU_MONDO, 89 IT_DEV_MONDO, 90 IT_RES_ERROR, 91 IT_SOFT_INT, 92 NumInterruptTypes 93 }; 94 95#endif 96 97// Memory accesses cannot be unaligned 98const bool HasUnalignedMemAcc = false; 99} 100 101#endif // __ARCH_SPARC_ISA_TRAITS_HH__ |