1// Copyright (c) 2006 The Regents of The University of Michigan
2// All rights reserved.
3//
4// Redistribution and use in source and binary forms, with or without
5// modification, are permitted provided that the following conditions are
6// met: redistributions of source code must retain the above copyright
7// notice, this list of conditions and the following disclaimer;
8// redistributions in binary form must reproduce the above copyright

--- 42 unchanged lines hidden (view full) ---

51 return (regNum & (~1)) | ((regNum & 1) << 5);
52 }
53}};
54
55def operands {{
56 # Int regs default to unsigned, but code should not count on this.
57 # For clarity, descriptions that depend on unsigned behavior should
58 # explicitly specify '.uq'.
59 'Rd': ('IntReg', 'udw', 'RD', 'IsInteger', 1),
60 # For microcoded twin load instructions, RdTwin appears in the "code"
61 # for the instruction and is replaced by RdLow or RdHigh by the format
62 # before it's processed by the iop.
63 'RdLow': ('IntReg', 'udw', 'RD & (~1)', 'IsInteger', 2),
64 'RdHigh': ('IntReg', 'udw', 'RD | 1', 'IsInteger', 3),
65 'Rs1': ('IntReg', 'udw', 'RS1', 'IsInteger', 4),
66 'Rs2': ('IntReg', 'udw', 'RS2', 'IsInteger', 5),
67 'uReg0': ('IntReg', 'udw', 'NumIntArchRegs', 'IsInteger', 6),
68 'Frds': ('FloatReg', 'sf', 'RD', 'IsFloating', 10),
69 'Frd': ('FloatReg', 'df', 'dfpr(RD)', 'IsFloating', 10),
70 # Each Frd_N refers to the Nth double precision register from Frd.
71 # Note that this adds twice N to the register number.
72 'Frd_0': ('FloatReg', 'df', 'dfpr(RD)', 'IsFloating', 10),
73 'Frd_1': ('FloatReg', 'df', 'dfpr(RD) + 2', 'IsFloating', 10),
74 'Frd_2': ('FloatReg', 'df', 'dfpr(RD) + 4', 'IsFloating', 10),
75 'Frd_3': ('FloatReg', 'df', 'dfpr(RD) + 6', 'IsFloating', 10),
76 'Frd_4': ('FloatReg', 'df', 'dfpr(RD) + 8', 'IsFloating', 10),
77 'Frd_5': ('FloatReg', 'df', 'dfpr(RD) + 10', 'IsFloating', 10),
78 'Frd_6': ('FloatReg', 'df', 'dfpr(RD) + 12', 'IsFloating', 10),
79 'Frd_7': ('FloatReg', 'df', 'dfpr(RD) + 14', 'IsFloating', 10),
80 'Frs1s': ('FloatReg', 'df', 'RS1', 'IsFloating', 11),
81 'Frs1': ('FloatReg', 'df', 'dfpr(RS1)', 'IsFloating', 11),
82 'Frs2s': ('FloatReg', 'df', 'RS2', 'IsFloating', 12),
83 'Frs2': ('FloatReg', 'df', 'dfpr(RS2)', 'IsFloating', 12),
84 'NPC': ('NPC', 'udw', None, ( None, None, 'IsControl' ), 31),
85 'NNPC': ('NNPC', 'udw', None, (None, None, 'IsControl' ), 32),
86 'R0': ('IntReg', 'udw', '0', None, 6),
87 'R1': ('IntReg', 'udw', '1', None, 7),
88 'R15': ('IntReg', 'udw', '15', 'IsInteger', 8),
89 'R16': ('IntReg', 'udw', '16', None, 9),
90
91 # Control registers
92 'Y': ('ControlReg', 'udw', 'MISCREG_Y', None, 40),
93 'Ccr': ('ControlReg', 'udw', 'MISCREG_CCR', None, 41),
94 'Asi': ('ControlReg', 'udw', 'MISCREG_ASI', None, 42),
95 'Fprs': ('ControlReg', 'udw', 'MISCREG_FPRS', None, 43),
96 'Pcr': ('ControlReg', 'udw', 'MISCREG_PCR', None, 44),
97 'Pic': ('ControlReg', 'udw', 'MISCREG_PIC', None, 45),
98 'Gsr': ('ControlReg', 'udw', 'MISCREG_GSR', None, 46),
99 'Softint': ('ControlReg', 'udw', 'MISCREG_SOFTINT', None, 47),
100 'SoftintSet': ('ControlReg', 'udw', 'MISCREG_SOFTINT_SET', None, 48),
101 'SoftintClr': ('ControlReg', 'udw', 'MISCREG_SOFTINT_CLR', None, 49),

--- 5 unchanged lines hidden (view full) ---

107 'Tnpc': ('ControlReg', 'udw', 'MISCREG_TNPC', None, 54),
108 'Tstate': ('ControlReg', 'udw', 'MISCREG_TSTATE', None, 55),
109 'Tt': ('ControlReg', 'udw', 'MISCREG_TT', None, 56),
110 'Tick': ('ControlReg', 'udw', 'MISCREG_TICK', None, 57),
111 'Tba': ('ControlReg', 'udw', 'MISCREG_TBA', None, 58),
112 'Pstate': ('ControlReg', 'udw', 'MISCREG_PSTATE', None, 59),
113 'Tl': ('ControlReg', 'udw', 'MISCREG_TL', None, 60),
114 'Pil': ('ControlReg', 'udw', 'MISCREG_PIL', None, 61),
115 'Cwp': ('ControlReg', 'udw', 'MISCREG_CWP', None, 62),
116 'Cansave': ('ControlReg', 'udw', 'MISCREG_CANSAVE', None, 63),
117 'Canrestore': ('ControlReg', 'udw', 'MISCREG_CANRESTORE', None, 64),
118 'Cleanwin': ('ControlReg', 'udw', 'MISCREG_CLEANWIN', None, 65),
119 'Otherwin': ('ControlReg', 'udw', 'MISCREG_OTHERWIN', None, 66),
120 'Wstate': ('ControlReg', 'udw', 'MISCREG_WSTATE', None, 67),
121 'Gl': ('ControlReg', 'udw', 'MISCREG_GL', None, 68),
122
123 'Hpstate': ('ControlReg', 'udw', 'MISCREG_HPSTATE', None, 69),
124 'Htstate': ('ControlReg', 'udw', 'MISCREG_HTSTATE', None, 70),
125 'Hintp': ('ControlReg', 'udw', 'MISCREG_HINTP', None, 71),
126 'Htba': ('ControlReg', 'udw', 'MISCREG_HTBA', None, 72),
127 'HstickCmpr': ('ControlReg', 'udw', 'MISCREG_HSTICK_CMPR', None, 73),
128 'Hver': ('ControlReg', 'udw', 'MISCREG_HVER', None, 74),
129 'StrandStsReg': ('ControlReg', 'udw', 'MISCREG_STRAND_STS_REG', None, 75),
130
131 'Fsr': ('ControlReg', 'udw', 'MISCREG_FSR', None, 80),
132 # Mem gets a large number so it's always last
133 'Mem': ('Mem', 'udw', None, ('IsMemRef', 'IsLoad', 'IsStore'), 100)
134
135}};