1/*
2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
3 * Copyright (c) 2016 The University of Virginia
4 * All rights reserved.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are
8 * met: redistributions of source code must retain the above copyright
--- 30 unchanged lines hidden (view full) ---
39#include "base/loader/elf_object.hh"
40#include "base/loader/object_file.hh"
41#include "base/misc.hh"
42#include "cpu/thread_context.hh"
43#include "debug/Loader.hh"
44#include "mem/page_table.hh"
45#include "sim/process.hh"
46#include "sim/process_impl.hh"
47#include "sim/system.hh"
48
49using namespace std;
50using namespace RiscvISA;
51
52RiscvLiveProcess::RiscvLiveProcess(LiveProcessParams * params,
53 ObjectFile *objFile) : LiveProcess(params, objFile)
54{
--- 184 unchanged lines hidden ---
2 * Copyright (c) 2004-2005 The Regents of The University of Michigan
3 * Copyright (c) 2016 The University of Virginia
4 * All rights reserved.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are
8 * met: redistributions of source code must retain the above copyright
--- 30 unchanged lines hidden (view full) ---
39#include "base/loader/elf_object.hh"
40#include "base/loader/object_file.hh"
41#include "base/misc.hh"
42#include "cpu/thread_context.hh"
43#include "debug/Loader.hh"
44#include "mem/page_table.hh"
45#include "sim/process.hh"
46#include "sim/process_impl.hh"
47#include "sim/system.hh"
48
49using namespace std;
50using namespace RiscvISA;
51
52RiscvLiveProcess::RiscvLiveProcess(LiveProcessParams * params,
53 ObjectFile *objFile) : LiveProcess(params, objFile)
54{
--- 184 unchanged lines hidden ---