41a42,43
> 'sf' : 'float',
> 'df' : 'double'
49a52,60
> 'Fd': ('FloatReg', 'df', 'FD', 'IsFloating', 1),
> 'Fd_bits': ('FloatReg', 'ud', 'FD', 'IsFloating', 1),
> 'Fs1': ('FloatReg', 'df', 'FS1', 'IsFloating', 2),
> 'Fs1_bits': ('FloatReg', 'ud', 'FS1', 'IsFloating', 2),
> 'Fs2': ('FloatReg', 'df', 'FS2', 'IsFloating', 3),
> 'Fs2_bits': ('FloatReg', 'ud', 'FS2', 'IsFloating', 3),
> 'Fs3': ('FloatReg', 'df', 'FS3', 'IsFloating', 4),
> 'Fs3_bits': ('FloatReg', 'ud', 'FS3', 'IsFloating', 4),
>