1/*
2 * Copyright (c) 2016 RISC-V Foundation
3 * Copyright (c) 2016 The University of Virginia
4 * Copyright (c) 2018 TU Dresden
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions are
--- 117 unchanged lines hidden (view full) ---
126
127void Reset::invoke(ThreadContext *tc, const StaticInstPtr &inst)
128{
129 if (FullSystem) {
130 tc->getCpuPtr()->clearInterrupts(tc->threadId());
131 tc->clearArchRegs();
132 }
133
134 // Advance the PC to the implementation-defined reset vector
135 PCState pc = static_cast<RiscvSystem *>(tc->getSystemPtr())->resetVect();
136 tc->pcState(pc);
137}
138
139void
140UnknownInstFault::invokeSE(ThreadContext *tc, const StaticInstPtr &inst)
141{
--- 40 unchanged lines hidden ---
2 * Copyright (c) 2016 RISC-V Foundation
3 * Copyright (c) 2016 The University of Virginia
4 * Copyright (c) 2018 TU Dresden
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions are
--- 117 unchanged lines hidden (view full) ---
126
127void Reset::invoke(ThreadContext *tc, const StaticInstPtr &inst)
128{
129 if (FullSystem) {
130 tc->getCpuPtr()->clearInterrupts(tc->threadId());
131 tc->clearArchRegs();
132 }
133
134 // Advance the PC to the implementation-defined reset vector
135 PCState pc = static_cast<RiscvSystem *>(tc->getSystemPtr())->resetVect();
136 tc->pcState(pc);
137}
138
139void
140UnknownInstFault::invokeSE(ThreadContext *tc, const StaticInstPtr &inst)
141{
--- 40 unchanged lines hidden ---