tlb.hh (11347:faf5195f6ca7) tlb.hh (12406:86bde4a026b5)
1/*
2 * Copyright (c) 2001-2005 The Regents of The University of Michigan
3 * Copyright (c) 2007 MIPS Technologies, Inc.
4 * Copyright (c) 2007-2008 The Florida State University
5 * Copyright (c) 2009 The University of Edinburgh
6 * All rights reserved.
7 *
8 * Redistribution and use in source and binary forms, with or without

--- 148 unchanged lines hidden (view full) ---

157 panic("demapPage unimplemented.\n");
158 }
159
160 // static helper functions... really
161 static bool validVirtualAddress(Addr vaddr);
162 static Fault checkCacheability(RequestPtr &req);
163 Fault translateInst(RequestPtr req, ThreadContext *tc);
164 Fault translateData(RequestPtr req, ThreadContext *tc, bool write);
1/*
2 * Copyright (c) 2001-2005 The Regents of The University of Michigan
3 * Copyright (c) 2007 MIPS Technologies, Inc.
4 * Copyright (c) 2007-2008 The Florida State University
5 * Copyright (c) 2009 The University of Edinburgh
6 * All rights reserved.
7 *
8 * Redistribution and use in source and binary forms, with or without

--- 148 unchanged lines hidden (view full) ---

157 panic("demapPage unimplemented.\n");
158 }
159
160 // static helper functions... really
161 static bool validVirtualAddress(Addr vaddr);
162 static Fault checkCacheability(RequestPtr &req);
163 Fault translateInst(RequestPtr req, ThreadContext *tc);
164 Fault translateData(RequestPtr req, ThreadContext *tc, bool write);
165 Fault translateAtomic(RequestPtr req, ThreadContext *tc, Mode mode);
166 void translateTiming(RequestPtr req, ThreadContext *tc,
167 Translation *translation, Mode mode);
168 /** Stub function for CheckerCPU compilation support. Power ISA not
169 * supported by Checker at the moment
170 */
171 Fault translateFunctional(RequestPtr req, ThreadContext *tc, Mode mode);
172 Fault finalizePhysical(RequestPtr req, ThreadContext *tc, Mode mode) const;
165 Fault translateAtomic(
166 RequestPtr req, ThreadContext *tc, Mode mode) override;
167 void translateTiming(
168 RequestPtr req, ThreadContext *tc,
169 Translation *translation, Mode mode) override;
170 Fault finalizePhysical(
171 RequestPtr req, ThreadContext *tc, Mode mode) const override;
173
174 // Checkpointing
175 void serialize(CheckpointOut &cp) const override;
176 void unserialize(CheckpointIn &cp) override;
177
178 void regStats() override;
179};
180
181} // namespace PowerISA
182
183#endif // __ARCH_POWER_TLB_HH__
172
173 // Checkpointing
174 void serialize(CheckpointOut &cp) const override;
175 void unserialize(CheckpointIn &cp) override;
176
177 void regStats() override;
178};
179
180} // namespace PowerISA
181
182#endif // __ARCH_POWER_TLB_HH__