1/*
2 * Copyright (c) 2001-2005 The Regents of The University of Michigan
3 * Copyright (c) 2007 MIPS Technologies, Inc.
4 * Copyright (c) 2007-2008 The Florida State University
5 * Copyright (c) 2009 The University of Edinburgh
6 * All rights reserved.
7 *
8 * Redistribution and use in source and binary forms, with or without
--- 150 unchanged lines hidden (view full) ---
159 Fault translateData(RequestPtr req, ThreadContext *tc, bool write);
160 Fault translateAtomic(RequestPtr req, ThreadContext *tc, Mode mode);
161 void translateTiming(RequestPtr req, ThreadContext *tc,
162 Translation *translation, Mode mode);
163 /** Stub function for CheckerCPU compilation support. Power ISA not
164 * supported by Checker at the moment
165 */
166 Fault translateFunctional(RequestPtr req, ThreadContext *tc, Mode mode);
167
168 // Checkpointing
169 void serialize(std::ostream &os);
170 void unserialize(Checkpoint *cp, const std::string §ion);
171 void regStats();
172};
173
174} // namespace PowerISA
175
176#endif // __ARCH_POWER_TLB_HH__
2 * Copyright (c) 2001-2005 The Regents of The University of Michigan
3 * Copyright (c) 2007 MIPS Technologies, Inc.
4 * Copyright (c) 2007-2008 The Florida State University
5 * Copyright (c) 2009 The University of Edinburgh
6 * All rights reserved.
7 *
8 * Redistribution and use in source and binary forms, with or without
--- 150 unchanged lines hidden (view full) ---
159 Fault translateData(RequestPtr req, ThreadContext *tc, bool write);
160 Fault translateAtomic(RequestPtr req, ThreadContext *tc, Mode mode);
161 void translateTiming(RequestPtr req, ThreadContext *tc,
162 Translation *translation, Mode mode);
163 /** Stub function for CheckerCPU compilation support. Power ISA not
164 * supported by Checker at the moment
165 */
166 Fault translateFunctional(RequestPtr req, ThreadContext *tc, Mode mode);
167
168 // Checkpointing
169 void serialize(std::ostream &os);
170 void unserialize(Checkpoint *cp, const std::string §ion);
171 void regStats();
172};
173
174} // namespace PowerISA
175
176#endif // __ARCH_POWER_TLB_HH__