1/*
2 * Copyright (c) 2001-2005 The Regents of The University of Michigan
3 * Copyright (c) 2007 MIPS Technologies, Inc.
4 * Copyright (c) 2007-2008 The Florida State University
5 * Copyright (c) 2009 The University of Edinburgh
6 * All rights reserved.
7 *
8 * Redistribution and use in source and binary forms, with or without

--- 145 unchanged lines hidden (view full) ---

154 void
155 demapPage(Addr vaddr, uint64_t asn) override
156 {
157 panic("demapPage unimplemented.\n");
158 }
159
160 // static helper functions... really
161 static bool validVirtualAddress(Addr vaddr);
162 static Fault checkCacheability(const RequestPtr &req);
163 Fault translateInst(const RequestPtr &req, ThreadContext *tc);
164 Fault translateData(const RequestPtr &req, ThreadContext *tc, bool write);
165 Fault translateAtomic(
166 const RequestPtr &req, ThreadContext *tc, Mode mode) override;
167 void translateTiming(
168 const RequestPtr &req, ThreadContext *tc,
169 Translation *translation, Mode mode) override;
170 Fault finalizePhysical(
171 const RequestPtr &req,
172 ThreadContext *tc, Mode mode) const override;
173
174 // Checkpointing
175 void serialize(CheckpointOut &cp) const override;
176 void unserialize(CheckpointIn &cp) override;
177
178 void regStats() override;
179};
180
181} // namespace PowerISA
182
183#endif // __ARCH_POWER_TLB_HH__