mmapped_ipr.hh (8105:906864dd0937) | mmapped_ipr.hh (9180:ee8d7a51651d) |
---|---|
1/* 2 * Copyright (c) 2006 The Regents of The University of Michigan 3 * Copyright (c) 2007-2008 The Florida State University 4 * Copyright (c) 2009 The University of Edinburgh 5 * All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions are --- 35 unchanged lines hidden (view full) --- 44#include "base/misc.hh" 45#include "mem/packet.hh" 46 47class ThreadContext; 48 49namespace PowerISA 50{ 51 | 1/* 2 * Copyright (c) 2006 The Regents of The University of Michigan 3 * Copyright (c) 2007-2008 The Florida State University 4 * Copyright (c) 2009 The University of Edinburgh 5 * All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions are --- 35 unchanged lines hidden (view full) --- 44#include "base/misc.hh" 45#include "mem/packet.hh" 46 47class ThreadContext; 48 49namespace PowerISA 50{ 51 |
52inline Tick | 52inline Cycles |
53handleIprRead(ThreadContext *xc, Packet *pkt) 54{ 55 panic("No implementation for handleIprRead in POWER\n"); 56} 57 | 53handleIprRead(ThreadContext *xc, Packet *pkt) 54{ 55 panic("No implementation for handleIprRead in POWER\n"); 56} 57 |
58inline Tick | 58inline Cycles |
59handleIprWrite(ThreadContext *xc, Packet *pkt) 60{ 61 panic("No implementation for handleIprWrite in POWER\n"); 62} 63 64} // namespace PowerISA 65 66#endif // __ARCH_POWER_MMAPPED_IPR_HH__ | 59handleIprWrite(ThreadContext *xc, Packet *pkt) 60{ 61 panic("No implementation for handleIprWrite in POWER\n"); 62} 63 64} // namespace PowerISA 65 66#endif // __ARCH_POWER_MMAPPED_IPR_HH__ |