32,33d31
< * Zhengxing Li
< * Deyuan Guo
42a41
> #include "sim/full_system.hh"
92c91
< if (!status.bev)
---
> if (status.bev)
168c167
< if (FULL_SYSTEM) {
---
> if (FullSystem) {
171c170
< tc->setMiscRegNoEffect(MISCREG_CAUSE, cause);
---
> tc->setMiscReg(MISCREG_CAUSE, cause);
183,184c182
< // offset 0x200 for release 2, 0x180 for release 1.
< return cause.iv ? 0x200 : 0x180;
---
> return cause.iv ? 0x200 : 0x000;
203c201
< if (FULL_SYSTEM)
---
> if (FullSystem)
255,257c253,255
< if (FULL_SYSTEM) {
< DPRINTF(MipsPRA, "Fault %s encountered.\n", this->name());
< Addr vect = this->vect(tc);
---
> if (FullSystem) {
> DPRINTF(MipsPRA, "Fault %s encountered.\n", name());
> tc->pcState(this->vect(tc));
259d256
< tc->pcState(vect);
302c299
< ExcCode code() const { return MipsFault<TlbModifiedFault>::code(); }
---
> ExcCode code() const { return vals.code; }