SConscript (8758:8c9bd68c5a55) | SConscript (8775:1e3ca5d77b53) |
---|---|
1# -*- mode:python -*- 2 3# Copyright (c) 2004-2006 The Regents of The University of Michigan 4# All rights reserved. 5# 6# Redistribution and use in source and binary forms, with or without 7# modification, are permitted provided that the following conditions are 8# met: redistributions of source code must retain the above copyright --- 19 unchanged lines hidden (view full) --- 28# 29# Authors: Gabe Black 30# Steve Reinhardt 31# Korey Sewell 32 33Import('*') 34 35if env['TARGET_ISA'] == 'mips': | 1# -*- mode:python -*- 2 3# Copyright (c) 2004-2006 The Regents of The University of Michigan 4# All rights reserved. 5# 6# Redistribution and use in source and binary forms, with or without 7# modification, are permitted provided that the following conditions are 8# met: redistributions of source code must retain the above copyright --- 19 unchanged lines hidden (view full) --- 28# 29# Authors: Gabe Black 30# Steve Reinhardt 31# Korey Sewell 32 33Import('*') 34 35if env['TARGET_ISA'] == 'mips': |
36 Source('bare_iron/system.cc') |
|
36 Source('dsp.cc') 37 Source('faults.cc') | 37 Source('dsp.cc') 38 Source('faults.cc') |
39 Source('idle_event.cc') |
|
38 Source('interrupts.cc') 39 Source('isa.cc') | 40 Source('interrupts.cc') 41 Source('isa.cc') |
42 Source('linux/linux.cc') 43 Source('linux/process.cc') 44 Source('linux/system.cc') |
|
40 Source('pagetable.cc') | 45 Source('pagetable.cc') |
46 Source('process.cc') |
|
41 Source('remote_gdb.cc') | 47 Source('remote_gdb.cc') |
48 Source('stacktrace.cc') 49 Source('system.cc') |
|
42 Source('tlb.cc') 43 Source('utility.cc') 44 Source('vtophys.cc') 45 46 SimObject('MipsInterrupts.py') | 50 Source('tlb.cc') 51 Source('utility.cc') 52 Source('vtophys.cc') 53 54 SimObject('MipsInterrupts.py') |
47 DebugFlag('MipsPRA') | 55 SimObject('MipsSystem.py') |
48 SimObject('MipsTLB.py') 49 | 56 SimObject('MipsTLB.py') 57 |
50 if env['FULL_SYSTEM']: 51 SimObject('MipsSystem.py') 52 Source('idle_event.cc') 53 Source('mips_core_specific.cc') 54 Source('system.cc') 55 Source('stacktrace.cc') 56 Source('linux/system.cc') 57 Source('bare_iron/system.cc') 58 else: 59 Source('process.cc') 60 Source('linux/linux.cc') 61 Source('linux/process.cc') | 58 DebugFlag('MipsPRA') |
62 63 # Add in files generated by the ISA description. 64 isa_desc_files = env.ISADesc('isa/main.isa') 65 # Only non-header files need to be compiled. 66 for f in isa_desc_files: 67 if not f.path.endswith('.hh'): 68 Source(f) | 59 60 # Add in files generated by the ISA description. 61 isa_desc_files = env.ISADesc('isa/main.isa') 62 # Only non-header files need to be compiled. 63 for f in isa_desc_files: 64 if not f.path.endswith('.hh'): 65 Source(f) |