micro_asm_test.py (4483:1e62824dcc3d) | micro_asm_test.py (4502:766acd3fa962) |
---|---|
1# Copyright (c) 2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 54 unchanged lines hidden (view full) --- 63 self.directives = { 64 "tweak": self.tweak, 65 "untweak": self.untweak 66 } 67 68assembler = MicroAssembler(TestMacroop, microops, Rom('main ROM')) 69 70testAssembly = ''' | 1# Copyright (c) 2007 The Regents of The University of Michigan 2# All rights reserved. 3# 4# Redistribution and use in source and binary forms, with or without 5# modification, are permitted provided that the following conditions are 6# met: redistributions of source code must retain the above copyright 7# notice, this list of conditions and the following disclaimer; 8# redistributions in binary form must reproduce the above copyright --- 54 unchanged lines hidden (view full) --- 63 self.directives = { 64 "tweak": self.tweak, 65 "untweak": self.untweak 66 } 67 68assembler = MicroAssembler(TestMacroop, microops, Rom('main ROM')) 69 70testAssembly = ''' |
71# Single line comment 72 |
|
71def rom { 72 goo: bah 73 extern la: hoop 4*8, "a" | 73def rom { 74 goo: bah 75 extern la: hoop 4*8, "a" |
74}; | 76}; /* multiline comment on one line */ |
75 | 77 |
78/* multi line comment across lines 79 to make sure they work */ 80 |
|
76def macroop squishy { 77 .tweak 78 bah 79 .untweak 80 bah | 81def macroop squishy { 82 .tweak 83 bah 84 .untweak 85 bah |
81 dah | 86 dah # single line comment after something |
82 .tweak 83}; 84 85def macroop squashy { 86 bah 87}; 88 | 87 .tweak 88}; 89 90def macroop squashy { 91 bah 92}; 93 |
89def macroop (bar); | 94def macroop jumper (bar); |
90''' 91assembler.assemble(testAssembly) | 95''' 96assembler.assemble(testAssembly) |