1/*
2 * Copyright (c) 2010-2012 ARM Limited
3 * All rights reserved
4 *
5 * The license below extends only to copyright in the software and shall
6 * not be construed as granting a license to any other intellectual
7 * property including but not limited to intellectual property relating
8 * to a hardware implementation of the functionality of the software
9 * licensed hereunder. You may use the software subject to the license
10 * terms below provided that you ensure that this notice is replicated

--- 27 unchanged lines hidden (view full) ---

38 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
39 *
40 * Authors: Ali Saidi
41 */
42
43#ifndef __ARCH_ARM_TLB_HH__
44#define __ARCH_ARM_TLB_HH__
45
46#include <map>
47
48#include "arch/arm/isa_traits.hh"
49#include "arch/arm/pagetable.hh"
50#include "arch/arm/utility.hh"
51#include "arch/arm/vtophys.hh"
52#include "base/statistics.hh"
53#include "mem/request.hh"
54#include "params/ArmTLB.hh"
55#include "sim/fault_fwd.hh"
56#include "sim/tlb.hh"
57
58class ThreadContext;
59
60namespace ArmISA {
61
62class TableWalker;
63
64class TLB : public BaseTLB
65{
66 public:
67 enum ArmFlags {
68 AlignmentMask = 0x1f,
69
70 AlignByte = 0x0,
71 AlignHalfWord = 0x1,
72 AlignWord = 0x3,
73 AlignDoubleWord = 0x7,
74 AlignQuadWord = 0xf,
75 AlignOctWord = 0x1f,
76
77 AllowUnaligned = 0x20,
78 // Priv code operating as if it wasn't
79 UserMode = 0x40,
80 // Because zero otherwise looks like a valid setting and may be used
81 // accidentally, this bit must be non-zero to show it was used on
82 // purpose.
83 MustBeOne = 0x80
84 };
85 protected:
86
87 TlbEntry *table; // the Page Table
88 int size; // TLB Size
89
90 uint32_t _attr; // Memory attributes for last accessed TLB entry
91
92 TableWalker *tableWalker;
93
94 // Access Stats
95 mutable Stats::Scalar instHits;
96 mutable Stats::Scalar instMisses;
97 mutable Stats::Scalar readHits;
98 mutable Stats::Scalar readMisses;
99 mutable Stats::Scalar writeHits;
100 mutable Stats::Scalar writeMisses;

--- 15 unchanged lines hidden (view full) ---

116 Stats::Formula misses;
117 Stats::Formula accesses;
118
119 int rangeMRU; //On lookup, only move entries ahead when outside rangeMRU
120
121 bool bootUncacheability;
122
123 public:
124 typedef ArmTLBParams Params;
125 TLB(const Params *p);
126
127 /** Lookup an entry in the TLB
128 * @param vpn virtual address
129 * @param asn context id/address space id to use
130 * @param functional if the lookup should modify state
131 * @return pointer to TLB entrry if it exists
132 */
133 TlbEntry *lookup(Addr vpn, uint8_t asn, bool functional = false);
134
135 virtual ~TLB();
136 int getsize() const { return size; }
137
138 void insert(Addr vaddr, TlbEntry &pte);
139
140 /** Reset the entire TLB */
141 void flushAll();
142
143 /** Remove any entries that match both a va and asn
144 * @param mva virtual address to flush
145 * @param asn contextid/asn to flush on match
146 */
147 void flushMvaAsid(Addr mva, uint64_t asn);
148
149 /** Remove any entries that match the asn
150 * @param asn contextid/asn to flush on match
151 */
152 void flushAsid(uint64_t asn);
153
154 /** Remove all entries that match the va regardless of asn
155 * @param mva address to flush from cache
156 */
157 void flushMva(Addr mva);
158
159 Fault trickBoxCheck(RequestPtr req, Mode mode, uint8_t domain, bool sNp);
160 Fault walkTrickBoxCheck(Addr pa, Addr va, Addr sz, bool is_exec,
161 bool is_write, uint8_t domain, bool sNp);
162
163 void printTlb();
164
165 void allCpusCaching() { bootUncacheability = true; }
166 void demapPage(Addr vaddr, uint64_t asn)
167 {
168 flushMvaAsid(vaddr, asn);
169 }
170
171 static bool validVirtualAddress(Addr vaddr);
172
173 /**
174 * Do a functional lookup on the TLB (for debugging)
175 * and don't modify any internal state
176 * @param tc thread context to get the context id from
177 * @param vaddr virtual address to translate
178 * @param pa returned physical address
179 * @return if the translation was successful
180 */
181 bool translateFunctional(ThreadContext *tc, Addr vaddr, Addr &paddr);
182
183 /**
184 * Do a functional lookup on the TLB (for checker cpu) that
185 * behaves like a normal lookup without modifying any page table state.
186 */
187 Fault translateFunctional(RequestPtr req, ThreadContext *tc, Mode mode);
188
189 /** Accessor functions for memory attributes for last accessed TLB entry
190 */
191 void
192 setAttr(uint32_t attr)
193 {
194 _attr = attr;
195 }
196 uint32_t
197 getAttr() const
198 {
199 return _attr;
200 }
201
202 Fault translateFs(RequestPtr req, ThreadContext *tc, Mode mode,
203 Translation *translation, bool &delay,
204 bool timing, bool functional = false);
205 Fault translateSe(RequestPtr req, ThreadContext *tc, Mode mode,
206 Translation *translation, bool &delay, bool timing);
207 Fault translateAtomic(RequestPtr req, ThreadContext *tc, Mode mode);
208 Fault translateTiming(RequestPtr req, ThreadContext *tc,
209 Translation *translation, Mode mode);
210 Fault finalizePhysical(RequestPtr req, ThreadContext *tc, Mode mode) const;
211
212 void drainResume();
213
214 // Checkpointing
215 void serialize(std::ostream &os);
216 void unserialize(Checkpoint *cp, const std::string &section);
217

--- 6 unchanged lines hidden (view full) ---

224 * returned, hence the use of a pointer rather than a
225 * reference. For ARM this method will always return a valid port
226 * pointer.
227 *
228 * @return A pointer to the walker master port
229 */
230 virtual BaseMasterPort* getMasterPort();
231
232 // Caching misc register values here.
233 // Writing to misc registers needs to invalidate them.
234 // translateFunctional/translateSe/translateFs checks if they are
235 // invalid and call updateMiscReg if necessary.
236protected:
237 SCTLR sctlr;
238 bool isPriv;
239 CONTEXTIDR contextId;
240 PRRR prrr;
241 NMRR nmrr;
242 uint32_t dacr;
243 bool miscRegValid;
244 void updateMiscReg(ThreadContext *tc)
245 {
246 sctlr = tc->readMiscReg(MISCREG_SCTLR);
247 CPSR cpsr = tc->readMiscReg(MISCREG_CPSR);
248 isPriv = cpsr.mode != MODE_USER;
249 contextId = tc->readMiscReg(MISCREG_CONTEXTIDR);
250 prrr = tc->readMiscReg(MISCREG_PRRR);
251 nmrr = tc->readMiscReg(MISCREG_NMRR);
252 dacr = tc->readMiscReg(MISCREG_DACR);
253 miscRegValid = true;
254 }
255public:
256 const Params *
257 params() const
258 {
259 return dynamic_cast<const Params *>(_params);
260 }
261 inline void invalidateMiscReg() { miscRegValid = false; }
262};
263
264} // namespace ArmISA
265
266#endif // __ARCH_ARM_TLB_HH__